Visit : www.EasyEngineeering.
net
EC6302 DIGITAL ELECTRONICS
QUESTION BANK
UNIT-I
MINIMIZATION TECHNIQUES AND LOGIC GATES
PART-A
1. State Demorgan’s Theorem.[April/May-2010,2011,May/June-2013, Nov/Dec-2010]
2. Draw an active-high tri-state buffer and write its truth table. [April/May-201
3. What is a totem pole output? [April/May-2011]
4. Draw the TTL Inverter (NOT) Circuit. [April/May-2012]
5. Implement using NAND gates only, F=xyz+x′y′.[April/May-2012]
6. What are Don’t care terms? [May/June-2013]
7. Apply De-Morgan’s theorem to [(A+B)+C] ′.[May/June-2014]
8. Convert 0.35 to equivalent hexadecimal number. [May/June-2014]
9. Convert Y=A+BC′+AB+A′BC into canonical form. [April/May-2015]
10. State the advantages of CMOS logic. [April/May-2015]
11. Define ‘min term’ and ‘max term’. [April/May-2015]
12. Write a note on tri-state gates. [April/May-2015]
13. Prove that the logical sum of all min terms of a Boolean function of 2 variables is 1.
[Nov/Dec-2009]
14. Show that a positive logic NAND gate is a negative logic NOR gate. [Nov/Dec-2009]
15. What is the significance of high impedance state in tri-state gates? [Nov/Dec-2010]
16. Simplify the following Boolean Expression to a minimum number of literals.
(BC′+A′D)(AB′+CD′)[Nov/Dec-2011]
17. Define the term Fan out. [Nov/Dec-2011]
18. Simplify the given Boolean Expression F=x′+xy+xz′+xy′z′.[Nov/Dec-2012]
19. Implement the given function using NAND gates F(x,y,z)= Σm(0,6). [Nov/Dec-2012]
20. State Distributive Law. [Nov/Dec-2013]
21. What is Prime Implicant? [Nov/Dec-2013]
22. Simplify the following Boolean expression into one literal. W′X(Z′+YZ)+X(W+ Y′Z)
[Nov/Dec-2014]
23. Draw the CMOS inverter circuit. [Nov/Dec-2014]
PART-B
1. Express the Boolean function as
1) POS form
2) SOP form
D=(A′+B)(B′+C)[April/May-2010] (4)
2. Minimize the given terms πM (0, 1, 4, 11, 13, 15) + πd (5, 7, 8) using Quine-
McClusky methods and verify the results using K-map methods.[April/May-2010]
(12)
3. Implement the following function using NOR gates. [April/May-2010] (8)
SCE 195 ECE
Visit : www.EasyEngineeering.net
Visit : www.EasyEngineeering.net
EC6302 DIGITAL ELECTRONICS
Output = 1 when the inputs are Σ m(0,1,2,3,4)
= 0 when the inputs are Σ m(5,6,7) .
4. Discuss the general characteristic of TTL and CMOS logic families. [April/May-
2010] (8)
5. Express the Boolean function F=A+B′C in sum of min terms[April/May-2011] (6)
6. Simplify the Boolean function using K-map. F (w, x , y, z ) = Σ(0, 1, 2, 4, 5, 6, 8, 9,
12, 13, 14 ) [April/May-2011] (10)
7. Draw the schematic and explain the operation of a CMOS inverter. Also explain its
characteristics. [April/May-2011] (8)
8. State and verify DeMorgan’s Law. [April/May-2012] (3)
9. Simplify the Boolean expression
F=x′y′z′+x′yz+xy′z′+xyz′[April/May-2012] (5)
10. Minimize the Function, F using Quine Mcclusky Method.
F= Σ(0,1,2,8,10,11,14,15) [April/May-2012,2013] (8)
11. Differentiate between Min Term and Max Term.[April/May-2012] (4)
12. Using Karnaugh map simplify the following expressions and implement using basic
gates. [April/May-2012] (12)
1) F= Σ(1,3,4,6)
2) F= Σ(1,3,7,11,15)+d(0,2,5)
13. Simplify the Boolean function into[April/May-2013]
(i) Sum of product form. (8)
(ii) Product of sum form. (8)
F(A,B,C,D)= Σ(0,1,2,5,8,9,10)
14. Express the Boolean function F=XY+X′Z in product of Maxterm.[Nov/Dec-2009]
Given (6)
15. Reduce the following function using K-map technique. [Nov/Dec-2009] (10)
F(A,B,C,D)= π(0,3,4,7,8,10,12,14)+d(2,6)
16. Simplify the following Boolean function by using a Quine-McCluskey method.
F (A, B, C, D) = Σm(0, 2, 3, 6, 7, 8, 10, 12, 13 ) [Nov/Dec-2009] (16)
17. Simplify the following Boolean function using 4-variable map
F (w,x,y,z) = Σ( 2, 3, 10,11,12, 13,14,15) [Nov/Dec-2010] (8)
18. Draw a NAND logic diagram that implements the complement of the following
function.
F (A, B, C, D) = Σ(0,1,2, 3,4,8,9,12) [Nov/Dec-2010] (8)
19. Draw and explain Tri-state TTL inverter circuit diagram and explain its operation.
[Nov/Dec-2014] (12)
UNIT-II
COMBINATIONAL CIRCUITS
PART-A
1 Write an expression for borrow and difference in a full subtractor circuit. [April/May-
2010]
2 Draw the circuits diagram for 4-bit odd parity generator.[April/May-2010]
3 Design a single bit magnitude comparator to compare two words A and B.
SCE 196 ECE
Visit : www.EasyEngineeering.net
Visit : www.EasyEngineeering.net
EC6302 DIGITAL ELECTRONICS
[April/May-2011]
4 What is an encoder?[May/June-2012]
5 List few applications of multiplexer.[May/June-2012, Nov/Dec-2013]
6 Design a half subtractor using basic gates.[May/June-2013, Nov/Dec-2010]
7 Draw the logic diagram of a 4 line to 1 line multiplexer. [May/June-2013]
8 What is priority Encoder?[May/June-2014]
9 Write down the difference between demultiplexer and decoder.[April/May-2015]
10 Give the logic expression for sum and carry in full adder circuit.[April/May-2015]
11 Give examples for combinational circuit.[April/May-2015, Nov/Dec-2013]
12 Draw the logic circuit of a 2-bit comparator.[April/May-2015,2014]
13 Suggest a solution to overcome the limitation on the speed of an adder.[Nov/Dec-
2009]
14 Relate carry generate, Carry propagate, Sum and Carry-out of a Carry look a head
adder.[Nov/Dec-2010]
15 Realize the Boolean function using appropriate multiplexer F(A,B,C)= Σ (0,1,3,7)
[Nov/Dec-2010]
16 Compare the performance of binary serial and parallel adders.[Nov/Dec-2011]
17 Design of three bit parity generator.[Nov/Dec-2012]
18 Draw the logic diagram of serial adder.[Nov/Dec-2012]
19 Construct a two-4-bit parallel adder/subtractor using Full Adders and XOR gates.
[Nov/Dec-2014]
20 Convert a two-to-four line decoder with enable input to 1X4
Demultiplexer.[Nov/Dec-2014]
PART-B
1. Derive the equation for a 4-bit look ahead carry adder circuit.[April/May-
2010,2014,2015, Nov/Dec-2009,2010]
2. Draw and explain the block diagram of a 4-bit serial adder to add the contents of two
registers. [April/May-2010]
3. Multiply(1011)2 by (1101)2 using addition and shifting operation also draw the block
diagram of the 4-bit by 4-bit parallel multiplier. [April/May-2010]
4. Design and implement the conversion circuits for binary code to gray code.
[April/May-2010,2014,2015]
5. Design a full adder using two half adders and an OR gate. [April/May-2011]
6. Explain the operation of a BCD adder. [April/May-2011,2012,2013,2015, Nov/Dec-
2012]
7. Draw the logic diagram of a 2-bit by 2-bit binary multiplier and explain its operation.
[April/May-2011,Nov/Dec-2010]
8. Implement the following function using suitable multiplexer. [April/May-2011,2015]
F(A,B,C,D)= Σ (1,3,4,11,12,13,14,15)
9. Design a 4-bit word comparator, so that the output follows the table 1. [April/May-
2011,2013,2015, Nov/Dec-2011,2013]
10. Design a 3:8 decoder using basic gates. [April/May-2014, Nov/Dec-2011]
SCE 197 ECE
Visit : www.EasyEngineeering.net
Visit : www.EasyEngineeering.net
EC6302 DIGITAL ELECTRONICS
11. Design a full subtractor using demultiplexer. [April/May-2014,Nov/Dec-2009]
12. Implement the given Boolean function using 8:1 multiplexer
F(A,B,C)= Σ (1,3,5,6)
13. Define Fan-in, Fan-out and Noise margin.[Nov/Dec-2010]
14. Design 4:1 Encoder using basic gates.[Nov/Dec-2011]
UNIT-III
SEQUENTIAL CIRCUITS
PART-A
1. Mention any two differences between the edge triggering and level triggering.
[April/May-2010]
2. What is meant by programmable counter? Mention its application. [April/May-2010]
3. Write the characteristic equation of a JK flip-flop. [April/May-2011, Nov/Dec-2009]
4. State the differences between Moore and mealy state machine. [April/May-
2011,Nov/Dec-2010,2011]
5. Realise T-FF from JK-FF. [April/May-2012]
6. Convert JK flip-flop to T flip-flop. [April/May-2013, 2012]
7. How many flip-flops are required to build a binary counter that counts from 0 to
1023? [April/May-2013]
8. Compare the logics of synchronous counter and ripple counter. [April/May-2014,
Nov/Dec-2009]
9. Sketch the logic diagram of a clocked SR flip-flop. [April/May-2014]
10. How do you eliminate the race around condition in a JK flip-flop?[Nov/Dec-2010]
11. Draw the state table and excitation table of T flip-flop. [Nov/Dec-2010]
12. A 4-bit binary ripple counter is operated with clock frequency of 1KHz. What is the
output frequency of its third Flip flop? [Nov/Dec-2011]
13. Realize JK flip-flop using D flip-flop. [Nov/Dec-2011]
14. Design a 3-bit ring counter and find the mod of the designed counter. [Nov/Dec-2012]
15. Define latches. [Nov/Dec-2013]
16. Write short notes on Digital Clock. [Nov/Dec-2013]
PART-B
1. Construct a clocked JK flip-flop which is triggered at the positive edge of the clock
pulse from a clocked SR flip-flop consisting of NOR gates.[April/May-2010,
Nov/Dec-2013]
2. Write down the characteristic table for the JK flip-flop with NOR gates. [April/May-
2010]
3. What is meant by universal counter? Explain the principles of operation of 4-bit
universal shift register. [April/May-2011]
4. Convert D flip-flop to T flip-flop. [April/May-2011]
5. Design serial binary adder. [April/May-2011]
6. Explain the operation of a BCD ripple counter with JK flip-flops. [April/May-
2011,2012,April/May-2013,Nov/Dec-2009]
SCE 198 ECE
Visit : www.EasyEngineeering.net
Visit : www.EasyEngineeering.net
EC6302 DIGITAL ELECTRONICS
7. Explain the operation of shift and ring counters. [April/May-2012]
8. Draw the Schematic diagram of up/down counter and explain its operations.
[April/May-2013]
UNIT-IV
MEMORY DEVICES
PART-A
1. What is meant by memory Expansion? Mention its limit. [April/May-2010]
2. What are the advantages of static RAM and Dynamic Ram? [April/May-
2010,Nov/Dec-2009]
3. What is difference between PAL and PLA? [April/May-2011, 2013, Nov/Dec-2010]
4. Implement the exclusive or function using ROM. [April/May-2011]
5. Compare Dynamic RAM with Static RAM. [April/May-2012]
6. Mention few applications of PLA and PAL. [April/May-2012]
7. What are the different types of programmable logic devices? [April/May-2013]
8. Draw the structure of a static RAM cell. [April/May-2014]
9. List the advantages of PLDs. [April/May-2014, Nov/Dec-2010]
10. What is PAL? [Nov/Dec-2009]
11. What is access time and cycle time of a memory? [Nov/Dec-2010]
12. Implement a 2-bit multiplier using ROM. [Nov/Dec-2010]
13. How the memories are classified?
14. Draw the logic diagram of a static RAM cell and Bipolar cell. [Nov/Dec-2012]
15. What is volatile and non-volatile memory? [Nov/Dec-2013]
16. Give the advantages of RAM. [Nov/Dec-2013]
.
PART-B
1. Explain the principle of operation of bipolar SRAM cell. [April/May-2010]
2. Write a note on SRAM based FPGA. [April/May-2010]
3. Design a combinational circuit using a ROM. The circuit accepts a 3-bit number and
generates an output binary number equal to the square of the input number.
[April/May-2011]
4. Briefly explain the EPROM and EEPROM technology. [April/May-2011]
5. With the logic diagram explain the basic macrocell. [April/May-2012]
6. Design 32X8 ROM. [April/May-2013]
7. Discuss the classification of memories. [April/May-,2012,2013,2015]
8. Discuss in detail about the FPGA with suitable diagrams. [April/May-2013,2015]
SCE 199 ECE
Visit : www.EasyEngineeering.net
Visit : www.EasyEngineeering.net
EC6302 DIGITAL ELECTRONICS
UNIT-V
SYNCHRONOUS AND ASYNCHRONOUS SEQUENTIAL
CIRCUITS
PART-A
1. Draw the block diagram for Moore model. [April/May-2010, 2012]
2. What are hazard free digital circuits? [April/May-2010]
3. What are the basic building blocks of a algorithmic state machine chart? [April/May-
2011]
4. What are the two types of asynchronous sequential circuits? [April/May-2011]
5. What is state table? [April/May-2012]
6. What are Hazards? [April/May-2013, Nov/Dec-2009]
7. Distinguish between a flowchart and an ASM chart. [April/May-2013, Nov/Dec-
2009]
8. What is a state diagram? Give an example. [April/May-2014]
9. Write the VHDL code for a half adder. [April/May-2014]
10. Write a verilog model of a full subtractor circuit. [Nov/Dec-2010]
11. Under what circumstances asynchronous circuits are prepared. [Nov/Dec-2011]
12. Differentiate fundamental mode and pulse mode asynchronous sequential circuits.
[Nov/Dec-2012]
13. Design a 3 input AND gate using verilog. [Nov/Dec-2012]
14. What is synchronous sequential circuit? [Nov/Dec-2013]
15. Write short notes on Hazards. [Nov/Dec-2013]
PART-B
1. What are called as essential hazards? How does the hazard occur in sequential circuits?
How can the same be eliminated using SR latches? Give an example. [April/May-
2010,2011,2012, Nov/Dec-2012,2013]
2. Write short notes on Hazard free switching circuits. [April/May-2010,2012, 2013]
3. With an example, explain the use of algorithmic state machines. [April/May-
2012,2013]
4. Design a full adder using two half adders by writing Verilog program. [April/May-
2013,2015]
5. Derive the ASM chart for binary multiplier. [April/May-2015]
6. Differentiate critical races from non-critical races. [Nov/Dec-2010]
7. Explain the steps involved in the reduction of state table. [Nov/Dec-2010]
8. Design a JK flip-flop by writing Verilog program. [April/May-2015]
SCE 200 ECE
Visit : www.EasyEngineeering.net
