Functional Coverage Commands in Questasim

Functional coverage in SystemVerilog allows designers to measure the percentage of scenarios covered during simulation using covergroups, coverpoints, and crosses. Covergroups are configured from the command line using the change command. Coverage is computed using built-in methods like get_coverage() and get_inst_coverage() applied at different scopes, and the overall coverage is calculated using the $get_coverage() system function as a weighted average of individual covergroup coverage values.

Uploaded by

Sivaprasad Godugunuri

Available Formats

Download as DOCX, PDF, TXT or read online on Scribd

0% found this document useful (0 votes)

352 views

Functional Coverage Commands in Questasim

Uploaded by

Sivaprasad Godugunuri

Available Formats

Download as DOCX, PDF, TXT or read online on Scribd

You are on page 1/ 1

Verification with Functional Coverage

SystemVerilog Functional Coverage Flow

‘ coverage report’, and/or save off coverage to the Unified Coverage DataBase (UCDB) with the
‘coverage save’ command. The UCDB can then be used for reporting, merging, ranking, or other
types of verification analysis.

Configuring Covergroups, Coverpoints, and Crosses

To set values for these variables from the Questa SIM command line interface or a .do file, use
the change command. For example:
change covervar.type_option.weight 20

a type_option is not accessible with the type name and "::" in the command line interface.

Functional Coverage Computation

Predefined Coverage Methods
The SystemVerilog LRM defines two built-in methods (get_coverage() and get_inst_coverage()),
applied at the the covergroup, coverpoint, and cross scope.
Predefined Coverage System Function
the $get_coverage() built-in system function as "the overall coverage of all coverage group
types.
Numerator = sum over all covergroup types of ( type::get_coverage() value *
type::type_option.weight )
Denominator = sum over all covergroup types of ( type::type_option.weight )

UVM Interview Questions 1705926124
No ratings yet
UVM Interview Questions 1705926124
6 pages
Bromley Coverage Paper
No ratings yet
Bromley Coverage Paper
20 pages
Chap 6 Randomization
No ratings yet
Chap 6 Randomization
73 pages
SystemVerilog Vs Verilog in RTL Design
No ratings yet
SystemVerilog Vs Verilog in RTL Design
4 pages
2005-SNUG-Paper SystemVerilog Unique and Priority
No ratings yet
2005-SNUG-Paper SystemVerilog Unique and Priority
24 pages
System Verilog Quick View New PDF
100% (3)
System Verilog Quick View New PDF
33 pages
System Verilog Classes
No ratings yet
System Verilog Classes
105 pages
SV Assignment Questions
No ratings yet
SV Assignment Questions
5 pages
System Verilog Oop Assignment
No ratings yet
System Verilog Oop Assignment
5 pages
T5 1 Paper Constraints
No ratings yet
T5 1 Paper Constraints
10 pages
Digital Design With SystemVerilog
No ratings yet
Digital Design With SystemVerilog
58 pages
Verilog Interview Question
No ratings yet
Verilog Interview Question
8 pages
Efficient Methods For Analog Mixed Signal Verification - Interface Handling Methods, Trade-Offs and Guidelines PDF
No ratings yet
Efficient Methods For Analog Mixed Signal Verification - Interface Handling Methods, Trade-Offs and Guidelines PDF
38 pages
4.constraints
No ratings yet
4.constraints
14 pages
Uvm by Praveen
No ratings yet
Uvm by Praveen
26 pages
SystemVerilog FAQ
100% (1)
SystemVerilog FAQ
268 pages
UVM Interview Handbook
No ratings yet
UVM Interview Handbook
55 pages
LAB1 Simulation
No ratings yet
LAB1 Simulation
14 pages
SystemVerilog Veriflcation
No ratings yet
SystemVerilog Veriflcation
68 pages
UVM Component Versus UVM Object
No ratings yet
UVM Component Versus UVM Object
2 pages
Verilog Tutorial For Beginners
No ratings yet
Verilog Tutorial For Beginners
4 pages
2013 SNUG SV Synthesizable SystemVerilog Paper
No ratings yet
2013 SNUG SV Synthesizable SystemVerilog Paper
45 pages
UVM Sequences
No ratings yet
UVM Sequences
13 pages
Interview Questions About Verilog
No ratings yet
Interview Questions About Verilog
14 pages
SystemVerilog 20041201165354
No ratings yet
SystemVerilog 20041201165354
34 pages
DSD Unit 1-4 PDF
No ratings yet
DSD Unit 1-4 PDF
95 pages
Digital Design With Verilog: Course Notes For Second Edition
No ratings yet
Digital Design With Verilog: Course Notes For Second Edition
11 pages
Polymorphic Interfaces An Alternative For Systemverilog Interfaces
No ratings yet
Polymorphic Interfaces An Alternative For Systemverilog Interfaces
7 pages
System Verilog Interview Questions - 2 ?
No ratings yet
System Verilog Interview Questions - 2 ?
24 pages
UVM Interview Questions
No ratings yet
UVM Interview Questions
10 pages
Virtual Sequence & Virtual Sequencer (SOC or Subsystem Level)
No ratings yet
Virtual Sequence & Virtual Sequencer (SOC or Subsystem Level)
12 pages
System Verilog Constraints Examples
No ratings yet
System Verilog Constraints Examples
46 pages
SV Concepts
No ratings yet
SV Concepts
76 pages
System Verilog - Verification Methodology Manual
No ratings yet
System Verilog - Verification Methodology Manual
36 pages
System Verilog Interview Questions
No ratings yet
System Verilog Interview Questions
8 pages
Verification Interview Questions
No ratings yet
Verification Interview Questions
10 pages
Course Uvm-Framework Session17 Code-Generation-Guidelines Boden
No ratings yet
Course Uvm-Framework Session17 Code-Generation-Guidelines Boden
36 pages
VCS Commands Ease Coverage Efforts - Speed Simulation PDF
No ratings yet
VCS Commands Ease Coverage Efforts - Speed Simulation PDF
6 pages
Goto Repetition, Boolean ( ( - N), ( - N:M) )
No ratings yet
Goto Repetition, Boolean ( ( - N), ( - N:M) )
3 pages
2004-SNUG-Presentation Verilog PLI Versus SystemVerilog DPI
No ratings yet
2004-SNUG-Presentation Verilog PLI Versus SystemVerilog DPI
18 pages
UVM Presentation DAC2011 Final
100% (1)
UVM Presentation DAC2011 Final
105 pages
Uvm Assignment-1: Some of The Benefits of Using UVM Are
No ratings yet
Uvm Assignment-1: Some of The Benefits of Using UVM Are
12 pages
System Verilog - Interview - Question
100% (1)
System Verilog - Interview - Question
9 pages
UVM-ML Quick Start Guide: 31 July, 2014
No ratings yet
UVM-ML Quick Start Guide: 31 July, 2014
21 pages
Verilog Parameters and Operators
No ratings yet
Verilog Parameters and Operators
25 pages
UVM Register Back Door Access
No ratings yet
UVM Register Back Door Access
7 pages
Systemverilog Q&A: Normal Inline Assertion Example
No ratings yet
Systemverilog Q&A: Normal Inline Assertion Example
10 pages
Ddr3-Emac40-Queue-Manager Test Bench: - C2sis
100% (1)
Ddr3-Emac40-Queue-Manager Test Bench: - C2sis
20 pages
Verilog and System Verilog Differences
No ratings yet
Verilog and System Verilog Differences
63 pages
2015 DVClub Austin - SVA Tutorial - and - SVA Planning PDF
No ratings yet
2015 DVClub Austin - SVA Tutorial - and - SVA Planning PDF
39 pages
Logic synthesis Standard Requirements
From Everand
Logic synthesis Standard Requirements
Gerardus Blokdyk
No ratings yet
Functional Coverage - Part1
No ratings yet
Functional Coverage - Part1
50 pages
04 4 PDF
No ratings yet
04 4 PDF
7 pages
mentor-technical-paper_unraveling-the-complexitities-of-functional-coverage
No ratings yet
mentor-technical-paper_unraveling-the-complexitities-of-functional-coverage
8 pages
A Practical Look at Systemverilog Coverage - Tips, Tricks, and Gotchas
No ratings yet
A Practical Look at Systemverilog Coverage - Tips, Tricks, and Gotchas
11 pages
Functional Coverage
No ratings yet
Functional Coverage
37 pages
Coverage
No ratings yet
Coverage
37 pages
Code Coverage
No ratings yet
Code Coverage
69 pages
Merging SystemVerilog Covergroups by Example - Verification Horizons - Verification Academy
No ratings yet
Merging SystemVerilog Covergroups by Example - Verification Horizons - Verification Academy
7 pages
System Ver I Log Functional Coverage
No ratings yet
System Ver I Log Functional Coverage
12 pages

Functional Coverage Commands in Questasim

Uploaded by

Functional Coverage Commands in Questasim

Uploaded by

Verification with Functional Coverage

SystemVerilog Functional Coverage Flow

Configuring Covergroups, Coverpoints, and Crosses

Functional Coverage Computation

You might also like