Max77863 1663701

EVALUATION KIT AVAILABLE
Click here for production status of specific part numbers.
MAX77863 Complete System PMIC, Featuring 13 Regulators,

8 GPIOs, RTCD, and Flexible Power Sequencing for
Multicore Applications
General Description Benefits and Features

The MAX77863 is a complete power management IC ●● Operates from a 2.6V to 5.5V Source
(PMIC) for mobile devices using multicore application ●● Allows for Low-Cost PCB Technology
processors.
●● Includes 4 DC-to-DC Step-Down Regulators
It is available in a wafter-level package (WLP) to be used
in space-constrained applications. ●● Includes 9 Low-Dropout Linear Regulators
The IC offers a total of 13 regulators. Two regulators have ●● No External MOSFETs Required
differential remote sensing and are rated for both continu- ●● Consumes just 12µA in its Lowest-Power State
ous and peak output current. ●● Low-Power Modes on all Regulators Reduces Power
Numerous factory-programmable options allow the IC to Consumption
be tailored for many applications. Contact the factory for ●● LDOs are Stable with only the Point-of-Load
more information about programmable options; minimum Capacitor
order quantities may apply.
●● I2C 3.0 Compatible Interface
Applications ●● nIRQ Interrupt Output
●● Netbooks ●● Eight GPIOs
●● Tablet PCs ●● Real-Time Clock (RTC)
●● Personal Internet Viewer • Backup Battery Charger
●● Digital Photo Frames • Timing Clock Output
●● Set-Top Boxes
●● System Watchdog Timer
●● Smartphones
●● GPS ●● I2C Watchdog Timer
●● Automotive Aftermarket Accessories ●● Bidirectional Reset I/O
●● Flexible Power Sequencer (FPS)
Ordering Information appears at end of data sheet.
●● Thermal Shutdown
19-7424; Rev 0; 9/19

8 GPIOs, RTCD, and Flexible Power Sequencing
for Multicore Applications
TABLE OF CONTENTS
General Description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1
Applications . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1
Benefits and Features . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1
Absolute Maximum Ratings . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 8
Package Thermal Characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 9
Electrical Characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 9
Electrical Characteristics—SD0 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 15
Electrical Characteristics—150mA PMOS . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 28
Electrical Characteristics—300mA PMOS . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 32
Electrical Characteristics—150mA NMOS . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 36
Electrical Characteristics—GPIOs . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 46
Electrical Characteristics—RTC . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 47
Electrical Characteristics—32kHz Crystal Oscillator . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 48
Electrical Characteristics—Backup Battery Charger . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 49
Electrical Characteristics—On-Off Controller . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 50
Electrical Characteristics—FPS . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 51
Electrical Characteristics—I2C . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 52
Electrical Characteristics—I2C (continued) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 52
Typical Operating Characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 54
Bump Configuration . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 56
Bump Description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 57
Simplified Functional Diagram . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 61
Detailed Description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 62
Global Resources . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 63
Voltage References, Bias Currents, and Timing References . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 63
Voltage Monitors . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 63
Thermal Monitors . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 64
Bidirectional Reset Input/Output . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 65
Global Shutdown . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 65
Global Shutdown Events with Sequenced Shutdown and Automatic Wakeup . . . . . . . . . . . . . . . . . . . . . . . . . . . . 66
Global Shutdown Events with Sequenced Shutdown to the Off State . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 66
Global Shutdown Events with Immediate Shutdown . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 66
www.maximintegrated.com Maxim Integrated │ 2

TABLE OF CONTENTS (CONTINUED)

Global Low-Power Mode . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 66
Logic . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 66
Status and Interrupts . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 66
System Watchdog Timer . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 68
Step-Down Regulators . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 76
Features . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 76
Efficiency . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 76
Step-Down Regulator Input Voltage Range . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 76
Buck Regulator Control Scheme . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 77
Step-Down Regulator Power Modes . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 77
Output Voltage Settings . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 78
Output Current . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 78
Soft-Start . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 78
Dynamic Voltage Scaling . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 79
Remote Output Voltage Sensing (ROVS) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 79
Out-of-Phase Switching . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 79
SKIP/FPWM Operation . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 79
Power-OK Comparators for Step-Down Regulators . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 80
Inductor Selection . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 80
Input Capacitor Selection . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 80
Output Capacitor Selection . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 80
Active-Discharge Resistors . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 81
SD3 Default Voltage (D_SD3) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 81
Linear Regulator . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 81
Features . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 81
Basic LDO Topologies . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 82
LDO Power Modes . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 83
Soft-Start and Dynamic Voltage Scaling . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 83
Power-OK Comparators for Linear Regulators . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 83
Active-Discharge Resistors . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 83
Overvoltage Clamp . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 83
Output Capacitor Selection . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 84
P-Channel Linear Regulator Output Capacitor . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 84
N-Channel Linear Regulator Output Capacitor . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 84
BIAS . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 85
General Purpose Input/Output (GPIO) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 85
Features . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 85

GPO . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 86
GPI . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 86
GPI Interrupts . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 86
Alternate Mode . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 87
Real-Time Clock (RTC) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 90
Features . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 90
Read/Write Operations . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 91
Reading from RTC . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 93
SMPL (Sudden Momentary Power Loss) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 93
32kHz Crystal Oscillator and Buffered Outputs . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 94
Features . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 94
Backup Battery Charger . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 94
Features . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 94
ON/OFF Controller . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 96
EN0 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 96
Manual Reset with EN0 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 96
EN1 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 97
EN2 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 97
ACOK . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 98
LID . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 98
SMPL, ALARM1, and ALARM2 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 98
SHDN . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 98
MBATT_OK and MBATTLOW . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 99
FPS0 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 99
FPS1 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 100
Nonvolatile Power-OFF Event Recorder . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 109
Flexible Power Sequencer (FPS) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 109
Features . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 109
Commitment Time . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 111
Changing Regulator Enable Source . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 111
I2C Interface and Interrupt Output . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 112
Features . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 112
I2C System Configuration . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 112
I2C Interface Power . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 113
I2C Data Transfer . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 113
I2C Start and Stop Conditions . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 113
I2C Acknowledge Bit . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 113

I2C Slave Address . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 114

I2C Clock Stretching . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 114
I2C General Call Address . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 114
I2C Watchdog Timer . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 114
I2C Communication Speed . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 115
I2C Communication Protocols . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 115
Writing to a Single Register . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 116
Writing to Sequential Registers . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 116
Writing Multiple Bytes Using Register-Data Pairs . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 118
Reading from a Single Register . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 119
Reading from Sequential Registers . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 119
Engaging HS-Mode for Operation up to 3.4MHz . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 120
Factory OTP . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 120
Register Descriptions . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 122
SFT_RST and PWR_OFF Logic . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 170
Typical Application Circuit . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 180
Ordering Information . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 182
Package Information . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 182
Revision History . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 183

LIST OF FIGURES
Figure 1. Global Resource Logic . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 69

Figure 2. Simplified Interrupt, Status, and Mask Logic . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 70
Figure 3. Interrupt Service Routine Example . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 71
Figure 4. Global Shutdown State Diagram . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 72
Figure 5. Simplified Logic for Global Shutdown . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 73
Figure 6. Simplified Timing Diagram for Global Shutdown . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 74
Figure 7. Simplified Timing Diagram for Global Shutdown . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 75
Figure 8. Simplified Logic for Global Low-Power Mode . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 75
Figure 9. Buck Control Scheme Diagram . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 77
Figure 10. Linear Regulator Functional Diagram . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 82
Figure 11. LDO Bias Enable Circuitry . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 85
Figure 12. GPIO Simplified Block Diagram . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 86
Figure 13. RTC Simplified Functional Diagram . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 91
Figure 14. Backup Battery Charger, 32kHz Crystal Oscillator and RTC . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 95
Figure 15. Functional Block Diagram for ACOK . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 98
Figure 16. Functional Block Diagram for LID . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 98
Figure 17. Functional Block Diagram for SHDN . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 99
Figure 18. Simplified Block Diagram: ON/OFF Controller . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 102
Figure 19. State Diagram: ON/OFF Controller . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 103
Figure 20. EN0 Simplified Input Stage: Active-High or Low . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 104
Figure 23. ACOK Simplified Input Stage: Active-High or Low . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 105
Figure 24. LID Simplied Input Stage: Active-High or Low . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 105
Figure 25. SHDN Simplified Input Stage: Active-High or Low . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 106
Figure 26. Application Processor Power-Up and Power-Down Timing . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 107
Figure 27. Application Processor Entering and Exiting Sleep Timing . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 108
Figure 28. Example Timing Diagram: Flexible Power Sequencer . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 110
Figure 29. Functional Logic Diagram: Communications Controller . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 112
Figure 30. Functional Logic Diagram: Communications Controller . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 112
Figure 31. START and STOP Conditions . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 113
Figure 32. Acknowledge Bits . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 113
Figure 33. Slave Address Byte Example Using the Power Management Slave Address . . . . . . . . . . . . . . . . . . . . . 114

LIST OF FIGURES (CONTINUED)
Figure 34. Writing to a Single Register with the “Write Byte” Protocol . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 116
Figure 35. Writing to Sequential Register “x” to “n” . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 117
Figure 36. Writing to Multiple Registers with the “Multiple Byte Register-Data Pair” Protocol . . . . . . . . . . . . . . . . . 118
Figure 37. Reading from a Single Register with the “Read Byte” Protocol . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .119
Figure 38. Reading Continuously from Sequential Registers “x” to “n” . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 120
Figure 39. Engaging HS-Mode . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 120
Figure 40. MAX77863 Typical Application Circuit for 1s Battery Configuration . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 180
Figure 41. MAX77863 Typical Application Circuit for 2s Battery Configurations . . . . . . . . . . . . . . . . . . . . . . . . . . . . 181
LIST OF TABLES
Table 1. Regulator Summary . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 62

Table 2. Register Type Description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 67
Table 3. Out-of-Phase Switching Details . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 79
Table 4. D_SD3 Logic . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 81
Table 5. Basic LDO Topologies . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 82
Table 7. GPIO Programming Matrix . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 87
Table 6. Alternate Modes for GPIOs . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 87
Table 8. 32kHz Crystal Oscillator Load Capacitance . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 94
Table 9. SD0 Power Mode Logic . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 97
Table 10. ON/OFF Controller State Diagram Transitions . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 100
Table 11. Example Configuration of the Flexible Power Sequencer . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 111
Table 12. Changing Enable Sources Behavior . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 111
Table 13. MAX77863 I2C Slave Addresses . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 114
Table 14. I2C Communication Protocols Supported by Different Functional Blocks . . . . . . . . . . . . . . . . . . . . . . . . . 115
Table 15. OTP Bit Descriptions . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 121

Absolute Maximum Ratings
LDO and Step-Down Output Maximum DC current for 1 year is 20mA
Short-Circuit Duration.............................................Continuous Maximum AC current is 20mA/duty where the peak must be less
Continuous Power Dissipation at TA = +70°C) than 200mA (Note 1)
(Derate 28.6mW/°C above +70°C, Multilayer PCB).... 2.353W nRST_IO to GND..................................................-0.3V to +6.0V
Operating Ambient Temperature Range.............. -40°C to +85°C Maximum DC current for 1 year is 20mA
Operating Junction Temperature Range........... -40°C to +150°C Maximum AC current is 20mA/duty where the peak must be less
Storage Temperature Range............................. -65°C to +150°C than 200mA (Note 1)
Soldering Temperature (reflow)........................................+260°C GPIO0, GPIO1, GPIO2, GPIO3, GPIO4, GPIO5,
IN_LDO0-1, IN_LDO2, IN_LDO3-5, IN_LDO4-6, GPIO6, GPIO7 to GND.....................................-0.3V to +6.0V
IN_LDO7-8, MBATT, MON, BBAT, INI2C, SCL, (when open-drain GPO with internal pullup disabled)
EN0, EN1, SHDN, ACOK, LID, -0.3V to lower of (VGPIO_INx +0.3V) and +6.0V
GPIO_INA to GND.............................................-0.3V to +6.0V (when otherwise)
GPIO_INB to GND.............................. -0.3V to (VMBATT + 0.3V) Maximum 1-year DC source current is 12mA for each GPO
OUT_LDO0, Maximum 1-year total GPO source current is 100mA for GPO0-3
OUT_LDO1 to GND.................. -0.3V to (IN_LDO0-1 + 0.3V). and 100mA for GPIO4-7
Output short-circuit duration is continuous. Maximum AC source current for each GPO is 12mA/duty where
OUT_LDO2 to GND......................... -0.3V to (IN_LDO2 + 0.3V). the peak must be less than 200mA (Note 1)
Output short-circuit duration is continuous. Maximum 1-year DC sink current is 20mA for each GPO
OUT_LDO3, Maximum 1-year total GPO sink current is 100mA for all GPO
OUT_LDO5 to GND.................. -0.3V to (IN_LDO3-5 + 0.3V). combined
Output short-circuit duration is continuous. Maximum AC sink current for each GPO is 20mA/duty where the
OUT_LDO4, peak must be less than 200mA (Note 1)
OUT_LDO6 to GND.................. -0.3V to (IN_LDO4-6 + 0.3V). INA_SD0 to PGA_SD0, INB_SD0 to PGB_SD0,
Output short-circuit duration is continuous. IN_SD1 to PG_SD1, IN_SD2 to PG_SD2,
OUT_LDO7, IN_SD3 to PG_SD3.......................................... -0.3V to +6.0V.
OUT_LDO8 to GND.................. -0.3V to (IN_LDO7-8 + 0.3V). Within ±0.3V from AVSD
Output short-circuit duration is continuous. RMS current must not exceed 3.0A per bump at 110°C for 10k
AVSD to GND.................. -0.3V to +6.0V. AVSD and all INy_SDx hours out of 100k hours of operating life
must be within ±0.3V from each other. PGA_SD0, PGB_SD0, PG_SD1, PG_SD2, PG_SD3 to
XOUT to XGND........-0.3V to lower of (VRTC + 0.3V) and +6.0V (PGy_SDx, GND, and XGND)..............................Within ±0.3V
XIN to XGND........ -0.3V to lower of (VBBATT + 0.3V) and +6.0V RMS current must not exceed 3.0A per bump at 110°C
D_SD3 to GND.....-0.3V to lower of (VMBATT + 0.3V) and +6.0V for 10k hours out of 100k hours
32K_OUT0 to GND............-0.3V to lower of (VGPIO_INB + 0.3V) FB_SD0, FB_SD1, FB_SD2, FB_SD3 to
and +6.0V GND....................-0.3V to lower of (VAVSD + 0.3V) and +4.5V
Maximum DC current for 1 year is 20mA SNSP_SD0, SNSP_SD1, F4, SNSN_SD0, SNSN_SD1, F3 to
Maximum AC current is 20mA/duty where the peak must be less GND....................-0.3V to lower of (VAVSD + 0.3V) and +6.0V
than 200mA (Note 1) LXA_SD0, LXB_SD0, LX_SD1, LX_SD2,
SDA to GND..........................................................-0.3V to +6.0V LX_SD3....... RMS current must not exceed 3.0A per bump at
Maximum DC current for 1 year is 25mA 110°C for 10k hours out of 100k hours (Note 2)
Maximum AC current is 25mA/duty where the peak must be less GND................. Within ±0.3V from PG_SDx grounds and XGND
than 200mA (Note 1) XGND.................Within ±0.3V from PG_SDx grounds and GND
nIRQ to GND.......................Lower of (VINI2C + 0.3V) and +6.0V
Note 1: Maximum AC current capability is rated as some current divided by a duty cycle with a maximum peak value. For example,
given an AC current capability of “20mA/duty where the peak must be less than 200mA”, a pin can withstand 100mA pulses
at a 20% duty cycle (20mA/20% = 100mA).
Note 2: LXx has internal clamp diodes to PG_SDx and PVx. Applications that forward bias these diodes must take care not to
exceed the current limit and package power dissipation.

Package Thermal Characteristics
WLP
PACKAGE CODE W703A4+1
Outline Number 21-100187
Land Pattern Number Refer to Application Note 1891
Thermal Resistance, Four-Layer Board:
Junction to Ambient (θJA) 37.43°C/W
Junction to Case (θJC) NA
Note 3: Package thermal resistances were obtained using the method described in JEDEC specification JESD51-7, using a four-layer
board. For detailed information on package thermal considerations, refer to www.maximintegrated.com/thermal-tutorial.
Electrical Characteristics
(VMBATT = 3.6V, IBBATT = 0µA, TA = -40°C to +85°C, unless otherwise specified, typical values are at TA = +25°C.) (Note 4)
PARAMETER SYMBOL CONDITIONS MIN TYP MAX UNITS

MAIN-BATTERY POWER INPUT (MBATT)
VMBATT
MBATT/AVSD Operating AVSD and SDx must be connected
VIN_SDx 2.6 5.5 V
Voltage Range together
VAVSD
MBATT Undervoltage-
VMBATTUVLO VMBATT falling, 200mV hysteresis 2.5 V
Lockout Threshold
AVSD Undervoltage-
VAVSDUVLO VAVSD falling, 25mV hysteresis 2.5 V
Lockout Threshold
AVSD Low Threshold VAVSD_LOW VAVSD falling, 200mV hysteresis 3 V
MBATT/AVSD
Overvoltage-Lockout VMBATTOVLO VMBATT rising, 200mV hysteresis 5.70 5.85 6.00 V
Threshold
All regulators off, 32kHz oscillator in low-

power mode (PWR_MD_32k = 0b00), 12 25
VMBATT = 3.6V, IBBATT = 0µA
IQ_MBATT + All regulators off, 32kHz oscillator in

Quiescent Supply Current µA
IQ_AVSD low-power mode (PWR_MD_32k = 0b00),
internal reference and bias circuitry active 42
(L_B_EN = 1), VMBATT = 3.6V,
IBBATT = 0µA
AVSD Low Threshold

AVSD low is enabled whenever SD1 or
Comparator Quiescent 6.5 µA
SD2 is enabled
Supply Current

Electrical Characteristics (continued)
Current into MBATT

and all LDO power
inputs, VMBATT = 3.6V.
All LDO power inputs Normal mode, all
265
are 3.6V, LDOs enabled
IBBATT = 0µA, LDOs
set to minimum output
voltage, all step-down
No-Load LDO Supply regulators disabled,
µA
Current 32kHz clock buffer
disabled, 32kHz
oscillator in low-power
mode (PWR_MD_32k Low-power
= 0b00), VGPIOA-IN = mode, LDO2-
58
VGPIOB_IN = 0V; this LDO6 enabled
does not include any (PMOS)
current into nRST_IO
or nIRQ
Current into MBATT,

AVSD, and all step-
down power inputs,
VMBATT = 3.6V, all Normal mode,
regulator inputs are all step-downs 145
3.6V, IBBATT = 0µA, all enabled
step-downs enabled
with their minimum
output voltages, all
remote feedback
No-Load Step-Down
disabled, all LDOs µA
Supply Current
disabled, 32kHz clock
buffer disabled, 32kHz
oscillator in
low-power mode Low-power
(PWR_MD_32k = mode, all
82.5
0b00), VGPIOA_IN = step-downs
VGPIOB_IN = 0V. This enabled
does not include any
or nIRQ

Current into MBATT,

AVSD all step-down
power inputs, and all
Normal mode,
LDO power inputs,
all regulators 375 520
VMBATT = 3.6V,
enabled
all regulator inputs
are 3.6V, IBBATT =
0µA, regulators set
to minimum output
No-Load LDO and
voltage, all remote
Step-Down Supply µA
feedback disabled,
Current
32kHz clock buffer
disabled, 32kHz Low-power
oscillator in low-power mode, all
mode (PWR_MD_32k regulators except 110 165
= 0b00), VGPIOA-IN = LDO0/1/7/8
VGPIOB_IN = 0V; this (NMOS)
does not include any
or nIRQ
BACKUP-BATTERY POWER INPUT
VMBATT = 0V, VBBATT = 2.45V 2.0

BBATT Current IBBATT µA
PWR_MD_32k = 0b00 VBBATT = 3.00V 2.2 4.2
THERMAL ALARMS AND SHUTDOWN
Thermal Alarm 1 TJ120 TJ rising, 5°C hysteresis 120 °C
Thermal Alarm 2 TJ140 TJ rising, 5°C hysteresis 140 °C
Thermal Shutdown
TJSHDN TJ rising, 15°C hysteresis 165 °C
Temperature
VOLTAGE MONITOR (MON)
LBHYST[1:0] = 0b00 100
LBHYST[1:0] = 0b01 200
Low-Battery Hysteresis VHYSL mV
LBHYST[1:0] = 0b10 300
LBHYST[1:0] = 0b11 400


LBDAC[2:0] = 0b000 2.7
LBDAC[2:0] = 0b001 2.8
LBDAC[2:0] = 0b010 2.9
LBDAC[2:0] = 0b011 2.95 3.00 3.05
Low-Battery Threshold VMONL VMON falling V
LBDAC[2:0] = 0b100 3.1
LBDAC[2:0] = 0b101 3.2
LBDAC[2:0] = 0b110 3.3
LBDAC[2:0] = 0b111 3.4
TA = +25°C -125 0 +125
MON Input Bias Current IMON VMON = 3.0V nA
TA = +85°C 0.5
Response Time 100mV threshold overdrive 10 µs
INTERRUPT TIMING
Interrupt Event to
10 ns
nIRQ-Low Time
Interrupt Register Read to
10 ns
nIRQ-Deassert Time
Thermal Shutdown
TJSHDN TJ rising, 15°C hysteresis 165 °C
Temperature
BIDIRECTIONAL RESET INPUT/OUTPUT (nRST_IO)
OTP_TRSTO[1:0] = 0b00 1.02 1.28 1.54
Reset Output Deassert OTP_TRSTO[1:0] = 0b01 10.24

tRST-O ms
Delay Time OTP_TRSTO[1:0] = 0b10 40.96
OTP_TRSTO[1:0] = 0b11 81.92
Reset Input Debounce
tDBNC 24 30 36 ms
Timer
Minimum VMBATT for
1 V
nRST_IO Assertion
Output Voltage Low VOL ISINK = 4mA, RSO = 1 0.4 V
VMBATT = 5.5V,
TA = +25°C 0.001 1
Output High Leakage VnRST_IO = 0V
IOZH µA
Current and 5.5V,
TA = +85°C 0.01
RSO = 0
Input Voltage Low VIL RSO = 0 0.4 V
Input Voltage High VIH RSO = 0 1.4 V
Input Hysteresis VHYS RSO = 0 0.05 V
VMBATT = 5.5V, TA = +25°C 0.001 1
Input Leakage Current Ii VnRST_IO = 0V and µA
5.5V, RSO = 0 TA = +85°C 0.01


LOGIC
DEDICATED ACTIVE-LOW OPEN-DRAIN OUTPUTS—nIRQ
Output Voltage Low VOL ISINK = 4mA 0.4 V
Output High Leakage TA = +25°C 0.001 1

IOZH VMBATT = 5.5V µA
Current TA = +85°C 0.01
DEDICATED INPUT—EN0, EN1, EN2, SHDN, ACOK, LID
Input Voltage Low VIL 0.4 V
Input Voltage High VIH 1.4 V
Input Hysteresis VHYS 0.05 V
RPUEN0 EN0, OTP_EN0AL = 1, Figure 22 10
RPUACOK ACOK, OTP_ACOKAL = 1, Figure 25 100
Internal Pullup Resistance kΩ
RPULID LID, OTP_LIDAL = 1, Figure 26 100
RPUSHDN SHDN, OTP_SHDNAL = 1, Figure 27 100
RPDEN0 EN0, OTP_EN0AL = 0, Figure 22 10
Internal Pulldown RPDACOK ACOK, OTP_ACOKAL = 0, Figure 25 100

kΩ
Resistance RPDLID LID, OTP_LIDAL = 0, Figure 26 100
RPDSHDN SHDN, OTP_SHDNAL = 0, Figure 27 100
TIMING CLOCK OUTPUT—32K_OUT0
Output Voltage Low VOL ISINK = 4mA, VGPIO_INB = 1.7V 0.4 V
ISOURCE = 2mA, OTP_32K = 0, 0.7 x

Output Voltage High VOH V
VGPIO_INB = 1.7V VGPIO-INB
Output High Leakage TA = +25°C, OTP_32K = 1,

IOZH 0.001 1 µA
Current VGPIO_INB = 1.7V
GPIO INPUT—GPIO0-GPIO7
GPIO0-3 0.5
Input Voltage Low VIL V
GPIO4-7 0.5
0.7 x
GPIO0-3
VGPIO_INA
Input Voltage High VIH V
0.7 x
GPIO4-7
VGPIO_INB
Input Hysteresis VHYS 0.25 V
VGPIO_INA = 5.5V TA = +25°C 0.001 1
Input Leakage Current Ii VGPIO_INB = 5.5V µA
VIN = 0V and 5.5V TA = +85°C 0.01


GPIO PUSH-PULL OUTPUT—GPIO0-GPIO7
ISINK = 4mA 0.08
Output Voltage Low VOL V
ISINK = 12mA 0.25
0.7 x
GPIO0-3, ISOURCE = 4mA
VGPIO_INA
0.7 x
VGPIO_INB
GPIO OPEN-DRAIN OUTPUT—GPIO0-GPIO7

ISINK = 4mA 0.08
ISINK = 12mA 0.25
VGPIO_INx = 5.5V, TA = +25°C
0.01 1.0
Output High Leakage internal pullup/pulldown disabled
IOH µA
Current VGPIO_INx = 5.5V, TA = +85°C
0.1
internal pullup/pulldown disabled
GPIO PULL RESISTANCES—GPIO0-GPIO7
Pullup Resistance RPU Note 5 50 100 160 kΩ
Pulldown Resistance RPD Note 5 50 100 160 kΩ
SDA AND SCL I/O STAGES—SDA, SCL
SCL, SDA Input High 0.7 x
VIH V
Voltage VINI2C
SCL, SDA Input Low 0.3 x
VIL V
Voltage VINI2C
0.05 x
SCL, SDA Input Hysteresis VHYS V
VINI2C
SCL, SDA Input Current Ii VI2CIN = 3.6V or 0V -10 +10 μA
SDA Output Low Voltage VOL Sinking 20mA 0.4 V
Note 4: Limits are 100% production tested at TA = +25°C. Limits over the operating temperature range are guaranteed through
correlation using statistical quality control methods.
Note 5: The min/max variation that is shown is based on process statistics. These parameters are not production tested.

Electrical Characteristics—SD0
(VIN_ = 3.6V, VSD0 = 1.0V, CSD0 = 2 x 22µF, L0A = L0B = 1.0µH, TA = -40°C to +85°C. Typical specifications are at TA = +25°C,
unless otherwise noted.) (Note 26)

STEP-DOWN REGULATOR
VAVSD
AVSD, INA_SD0, and INB_SD0 must be
Input Voltage Range VINA_SD0 2.6 5.5 V
connected together
VINB_SD0
VSD0 = 1.2V, accuracy includes TA = +25°C -1.5 0 +1.5

static variations in line and
temperature, no load, PWM TA = -40°C to
mode, normal-power mode -2.5 0 +2.5
+85°C
VSD0 from 0.8V to 1.4V,

TA = +25°C -2.0 0 +2.0
accuracy includes static
variations in line and
-3.0 0 +3.0
mode, normal-power mode +85°C
Output Voltage VSD0 from 1.0V to 1.4V,

VSD0 accuracy includes transient %
Accuracy
variations in line, load, and
temperature during dynamic TA = -40°C to
±5
load transients from 0mA to +85°C
1.4A with a transient rate of
3.2A/µs, PWM mode or skip
mode, normal-power mode
TA = -5°C to
Low-power mode, -4.0 0 +4.0
+85°C
ISD0 = 0mA to 5mA,
any output voltage TA = -40°C to
-5.0 0 +5.0
+85°C
Load Regulation LDREGSD0 -0.25 %/A
Line Regulation VMBATT = 2.6V to 5V 0.08 %/V
Shutdown Supply
ISHDN 0.1 µA
Current
IQ_SD0 No switching, remote output voltage sensing off 32
IQ_SD0 Switching, no load, skip mode 40
IQ_LPM_SD0 Low-power mode 10
Supply Quiescent Additional current consumed ROVS_EN_ µA

10
Current by SD0 remote output voltage SD0 = 1
IQ_SNS_EN0 sense circuitry total in normal
mode is IQ = IQ_SD0 + ROVS_EN_
0.1
IQ_SNS_EN0 SD0 = 0
IQ_PWM_SD0 Switching, no load, forced PWM mode 20 mA

Electrical Characteristics—SD0 (continued)

Output Voltage Range 12.5mV steps 0.6000 1.4000 V
VAVSD_LOW < VAVSD < 5.5V 8000
Maximum Output
IMAX_SD0 2.6V < VIN < VAVSD_LOW 6000 mA
Current (Note 9)
Low-power mode 5
Switching Frequency fSW Normal operation 3.96 4.4 4.84 MHz
ILIMPP_HIGH0 Per phase, FPWM mode, VAVSD > VAVSD_LOW 4400
Peak Current Limit mA
ILIMPP_LOW0 Per phase, FPWM mode, VAVSD < VAVSD_LOW 3600
ILIMNV_HIGH0 Per phase, FPWM mode, VAVSD > VAVSD_LOW 3600
Valley Current Limit mA
ILIMNV_LOW0 Per phase, FPWM mode, VAVSD < VAVSD_LOW 3600
Negative Current Limit ILIMNN0 FPWM mode 1500 mA
PMOS On-Resistance RON_PCH0 IN_ = 3.6V, each phase 60 mΩ
NMOS On-Resistance RON_NCH0 IN_ = 3.6V, each phase 50 mΩ
NMOS Zero-Crossing
Skip mode 20 mA
Threshold
VSD0 Ripple in Skip Skip mode, no load, CSD0 = 2 x 22µF 40

mVP-P
Mode (Note 8) Skip mode, no load, CSD0 = 4 x 22µF 20
VSD0 Ripple in PWM FPWM mode, ESR = 1.5mΩ,
2 mVP-P
Mode ESL = 0.2nH, CSD0 = 2 x 22µF
TA = +25°C 0.1 ±1
LX0 Leakage Current LX_ = PG_ or IN_ µA
TA = +85°C 1
Output disabled, VOUT = 1V, current from

FB_SD0 Disabled
FB_SD0 to PG_SD0, active discharge disabled 0.1 µA
Leakage Current
(nADE_SD0 = 1)
Output disabled, resistance from FB_SD0 to

FB_SD0 Active
PGx_SD0, active discharge enabled 50 Ω
Discharge Resistance
(nADE_SD0 = 0)
Nominal capacitor value 44
Minimum Output 0µA < IOUT0 < Minimum capacitor value

Capacitance for Stable COSD0 6000mA, after deration for initial µF
Operation MAX ESR = 20mΩ accuracy, temperature 30
coefficient, DC bias
voltage, and aging
Output Inductor L MAX DCR = 100mΩ 1.0 µH

All other regulators are

off and L_B_EN = 0
185
(i.e., central bias off and
buck bias is off)
At least one LDO is on

Time from the enable or L_B_EN = 1 and all
Turn-On Time tONSD0 signal to the output step-down are off 135 µs
starting to increase (i.e., central bias is on
and buck bias is off)
At least one other

step-down regulator is
22
on (i.e., central bias is on
and buck bias is on)
After the regulator is disabled; the output voltage

discharges based on load and COUT. To ensure
Turn-Off Time tOFFSD0 0.1 µs
fast discharge times, enable the active-discharge
resistor
SR_SD0 [1:0] = 0b01 27.5

SR_SD0 [1:0] = 0b00 13.75
Dynamic Voltage
Note 10 SR_SD0 [1:0] = 0b10 55 mV/µs
Change Ramp Rate
SR_SD0 [1:0] = 0b11
100
(Note 11)
dV/dt_SS_ OTP_SD_SS = 1 25
Soft-Start Slew Rate mV/µs
SD0 OTP_SD_SS = 0 14
Maximum Remote
Voltage drop through power and ground plane,
Sense Compensation VRSR 430 mV
VRSR = VFB_SD0 - (VSNSP_SD0 - VSNSN_SD0)
Range
Output POK Threshold VPOK_SD0 VSD0 falling, 3% hysteresis, TA = +25°C 70 75 80 %VSD0

Power-OK Noise
tPOKNFSD0 VSD0 pulsed from 100% to 80% of regulation 8 µs
Pulse Immunity

(VIN_ = 3.6V, VSD1 = 1.0V, CSD1 = 22µF, L1 = 1.0µH, TA = -40°C to +85°C. Typical specifications are at TA = +25°C, unless
otherwise noted.) (Note 26)

STEP-DOWN REGULATOR
VAVSD
Input Voltage Range AVSD and IN_SD1 must be connected together 2.6 5.5 V
VIN_SD1

temperature, no load, PWM mode, TA = -40°C to
normal-power mode -2.5 0 +2.5
+85°C
VSD1 from 0.8V to 1.5V, accuracy TA = +25°C -2.0 0 +2.0

includes static variations in line
and temperature, no load, TA = -40°C to
PWM mode, normal-power mode -3.0 0 +3.0
+85°C
Output Voltage VSD1 from 1.0V to 1.5V, accuracy

VSD1 %
Accuracy includes transient variations in
line, load, and temperature during
TA = -40°C to
dynamic load transients from ±5
+85°C
0mA to 1.4A with a transient rate
of 3.2A/µs, PWM mode or skip
TA = -5°C to
Low-power mode -4.0 0 +4.0
+85°C
ISD1 = 0mA to 5mA,
-5.0 0 +5.0
+85°C
Shutdown Supply
ISHDN 0.1 µA
Current
IQ_LPM_SD1 Low-power mode 5

Supply Quiescent µA
ROVS_EN_
Current Additional current consumed by 10
SD1 = 1
SD0 remote output voltage sense
IQ_SNS_EN1
circuitry total in normal mode is
ROVS_EN_
IQ = IQ_SD0 + IQ_SNS_EN0 0.1
SD1 = 0



VAVSD_LOW < VAVSD < 5.5V 3000
Maximum Output
IMAX_SD1 2.6V < VIN < VAVSD_LOW 2500 mA
Current (Note 9)
Low-power mode 5
ILIMPP_HIGH1 FPWM mode, VAVSD > VAVSD_LOW 3750
Peak Current Limit mA
ILIMPP_LOW1 FPWM mode, VAVSD < VAVSD_LOW 3050
ILIMNV_HIGH1 FPWM mode, VAVSD > VAVSD_LOW 3150
Valley Current Limit mA
ILIMNV_LOW1 FPWM mode, VAVSD < VAVSD_LOW 3050
PMOS On-Resistance RON_PCH1 IN_ = 3.6V 80 mΩ
NMOS On-Resistance RON_NCH1 IN_ = 3.6V 60 mΩ
NMOS Zero-Crossing
Skip mode 20 mA
Threshold
VSD1 Ripple in Skip Skip mode, no load, CSD1 = 22µF 40

Mode (Note 8) Skip mode, no load, CSD1 = 44µF 20
mVP-P
VSD1 Ripple in PWM FPWM mode, ESR = 3.0mΩ, ESL = 0.4nH,
4
Mode CSD1 = 22µF
LX_SD1 Leakage LX_SD1 = PG_SD1 TA = +25°C 0.1 ±1

µA
Current or IN_SD1 TA = +85°C 1

FB_SD1 Disabled
Leakage Current
(nADE_SD1 = 1)
Output disabled, resistance from FB_SD1 to PGA_

FB_SD1 Active
SD1, active discharge enabled 100 Ω
(nADE_SD1 = 0)

coefficient, DC bias voltage,
and aging

All other regulators are off and

L_B_EN = 0
185
(i.e., central bias off and buck
bias is off)
At least one LDO is on or

Time from the
L_B_EN = 1 and all
enable signal to
Turn-On Time tONSD1 step-down are off 135 µs
the output starting
(i.e., central bias is on and
to increase
buck bias is off)
At least one other step-down

regulator is on
22
buck bias is on)
After the regulator is disabled, the output voltage

Turn-Off Time tOFFSD1 discharges based on load and COUT. To ensure fast 0.1 µs
discharge times, enable the active-discharge resistor
SR_SD1 [1:0] = 0b01 27.5
Dynamic Voltage SR_SD1 [1:0] = 0b00 13.75

Note 10 mV/µs
Change Ramp Rate SR_SD1 [1:0] = 0b10 55
SR_SD1 [1:0] = 0b11 (Note 11) 100
Maximum Remote
Voltage drop through power and ground plane,
Sense Compensation VRSR 430 mV
VRSR = VFB_SD1 - (VSNSP_SD1 - VSNSN_SD1)
Range

Power-OK Noise Pulse
Immunity

(VIN_ = 3.6V, VSD2 = 1.8V, CSD2 = 22µF, L2 = 1.0µH, TA = -40°C to 85°C. Typical specifications are at TA = +25°C, unless

STEP-DOWN REGULATOR
VAVSD AVSD and IN_SD2 must be connected
Input Voltage Range 2.6 5.5 V
VIN_SD2 together
VSD2 = 1.8V, accuracy

TA = +25°C -1.5 0 +1.5
includes static variations in
line and temperature, no load,
PWM mode, normal-power TA = -40°C
-2.5 0 +2.5
mode to +85°C
VSD2 from 1.2V to 2.8V,

TA = +25°C -2.0 0 +2.0
accuracy includes static
variations in line and
temperature, no load, PWM TA = -40°C
-3.0 0 +3.0
mode, normal-power mode to +85°C
Output Voltage
VSD2 VSD2 from 1.2V to 2.8V, %
Accuracy
accuracy includes transient
variations in line, load, and
temperature during dynamic TA = -40°C
±5
load transients from 0mA to to +85°C
1.4A with a transient rate of
3.2A/µs, PWM mode or skip
TA = -5°C to
+85°C
ISD2 = 0mA to 5mA, any
output voltage TA = -40°C
-5.0 0 +5.0
to +85°C
Shutdown Supply
ISHDN 0.1 µA
Current
No switching, remote output voltage
IQ_SD2 16
sensing off
Supply Quiescent µA
Current
IQ_LPM_SD2 Low-power mode, VOUT = 1.8V 5
Maximum Output Normal operation 2000

IMAX_SD2 mA
Current Low-power mode 5


Peak Current Limit ILIMPP2 FPWM mode, TA = +25°C 2500 3000 3600 mA
Valley Current Limit ILIMNV2 FPWM mode, TA = +25°C 2000 2500 3000 mA
PMOS On-Resistance RON_PCH2 IN_ = 3.6V 100 mΩ
NMOS On-Resistance RON_NCH2 IN_ = 3.6V 75 mΩ
NMOS Zero-Crossing
Skip mode 20 mA
Threshold
VSD2 Ripple in SKIP No load, CSD2 = 10µF 40

mVP-P
Mode (Note 8) No load, CSD2 = 20µF 20
VSD2 Ripple in PWM
No load, ESR = 3.0 mΩ, ESL = 0.4 nH 2 mVP-P
Mode
LX_SD2 Leakage LX_SD2 = PG_ TA = +25°C 0.1 ±1

µA
Current SD2 or IN_SD2 TA = +85°C 1

FB_SD2 Disabled
FB_SD2 to PG_SD2, active discharge 0.1 µA
Leakage Current
disabled (nADE_SD2 = 1)

FB_SD2 Active
PG_SD2, active discharge enabled 100 Ω
(nADE_SD2 = 0)
Nominal capacitor
22
value
Minimum Output 0µA < IOUT1 < Minimum capacitor

Capacitance for Stable COSD1 2000mA, MAX ESR value after deration µF
Operation = 20mΩ for initial accuracy,
14
temperature
voltage, and aging

All other regulators are

off and L_B_EN = 0
185
(i.e., central bias off and
buck bias is off)
At least one LDO is on

Time from the
or L_B_EN = 1 and all
enable signal to the
Turn-On Time tONSD2 step-down are off 135 µs
output starting to
(i.e., central bias is on
increase
and buck bias is off)
At least one other step-

down regulator is on
22
(i.e., central bias is on
and buck bias is on)
After the regulator is disabled, the output

voltage discharges based on load and COUT.
To ensure fast discharge times, enable the
active-discharge resistor
SR_SD2 [1:0] = 0b01 27.5

SR_SD2 [1:0] = 0b00 13.75
Dynamic Voltage
Note 10 SR_SD2 [1:0] = 0b10 55 mV/µs
Change Ramp Rate
SR_SD2 [1:0] = 0b11
100
(Note 11)
tPOKNFSD VSD2 pulsed from 100% to 80% of regulation 8 µs
Immunity

(VIN_SD3 = 3.6V, VSD3 = 1.5V, CSD3 = 22µF, L3 = 1.0µH, TA = -40°C to 85°C. Typical specifications are at TA = +25°C, unless

STEP-DOWN REGULATOR
VAVSD
Input Voltage Range AVSD and IN_SD3 must be connected together 2.6 5.5 V
VIN_SD3

mode, normal-power mode -2.5 0 +2.5
+85°C
VSD3 from 1.2V to 2.8V, accuracy TA = +25°C -2.0 0 +2.0

includes static variations in line
and temperature, no load, TA = -40°C to
PWM mode, normal-power mode -3.0 0 +3.0
+85°C
Output Voltage VSD3 from 1.2V to 2.8V, accuracy

VSD3 %
Accuracy includes transient variations in
line, load, and temperature during
TA = -40°C to
dynamic load transients from ±5
+85°C
0mA to 1.4A with a transient rate
of 3.2A/µs, PWM mode or skip
TA = -5°C to
+85°C
ISD3 = 0mA to 5mA,
-5.0 0 +5.0
+85°C
Shutdown Supply
ISHDN 0.1 µA
Current
Supply Quiescent IQ_SD3 Switching, no load, skip mode 20 µA

Current IQ_LPM_SD3 Low-power mode, VOUT = 1.8V 5
D_SD3 = GND 1.2
D_SD3 = unconnected; this value is set by OTP;
Default Output Voltage OTP V
see the Register Map for more information
D_SD3 = MBATT 1.35

Maximum Output Normal operation 2000

IMAX_SD3 mA
Current Low-power mode 5
Peak Current Limit ILIMPP3 FPWM mode, TA = +25°C 2500 3000 3600 mA
Valley Current Limit ILIMNV3 FPWM mode, TA = +25°C 2000 2500 3000 mA
PMOS On-Resistance RON_PCH3 VIN_SD3 = 3.6V 100 mΩ
NMOS On-Resistance RON_NCH3 VIN_SD3 = 3.6V 75 mΩ
NMOS Zero-Crossing
Skip mode 20 mA
Threshold
VSD3 Ripple in SKIP No load, CSD3 = 10µF 40

mVP-P
Mode (Note 8) No load, CSD3 = 20µF 20
VSD3 Ripple in PWM
No load, ESR = 3.0mΩ, ESL = 0.4nH 2 mVP-P
Mode
LX_SD3 Leakage TA = +25°C 0.1 ±1

LX_SD3 = PG_SD3 or IN_SD3 µA
Current TA = +85°C 1

FB_SD3 Disabled
Leakage Current
(nADE_SD3 = 1)

FB_SD3 Active
PG_SD3, active discharge enabled 100 Ω
(nADE_SD3 = 0)

voltage, and aging
Output Inductor L MAX DCR = 100 mΩ 1.0 µH

All other regulators are off and

L_B_EN = 0
185
(i.e., central bias off and buck
bias is off)
Time from the At least one LDO is on or

enable signal L_B_EN = 1 and all step-down
Turn-On Time tONSD3 to the output are off 135 µs
starting to (i.e., central bias is on and
increase buck bias is off)
At least one other step-down

regulator is on
22
buck bias is on)
After the regulator is disabled, the output voltage

resistor
SR_SD3 [1:0] = 0b01 27.5
Dynamic Voltage SR_SD3 [1:0] = 0b00 13.75

Note 10 mV/µs
Change Ramp Rate SR_SD3 [1:0] = 0b10 55
SR_SD3 [1:0] = 0b11 (Note 11) 100
Immunity
D_SD3 TRI-LEVEL LOGIC INPUT
Maximum D_SD3 to The impedance from D_SD3 to ground must be
Ground Resistance less than 2kΩ to set the “LOW” state; Maxim
2 kΩ
to Achieve the “LOW” recommends that D_SD3 be connected directly to
Logic Level ground to achieve the “LOW” state
Maximum D_SD3 to
The impedance at D_SD3 must be larger than
Ground Resistance
200kΩ to set the “UNCONNECTED” state; Maxim
to Achieve the 200 kΩ
recommends that D_SD3 be left unconnected
“UNCONNECTED”
(floating) to achieve the “UNCONNECTED” state
Logic Level

Maximum D_SD3 to The impedance from D_SD3 to MBATT must be

Ground Resistance to less than 2kΩ to set the “HIGH” state; Maxim
2 kΩ
Achieve the “HIGH” recommends that D_SD3 be connected directly to
Logic Level ground to achieve the “HIGH” state
From MBATT okay until the D_SD3 detects its

D_SD3 Force Time tDSD3LTCH state; after state detection, D_SD3 becomes 22 µs
high-impedance
D_SD3 Input Leakage

TA = +25°C, after the force time has expired 0.01 µA
Current
Note 7: SD0 and SD1 have remote output voltage sensing. When enabled, the remote output voltage sensing compensates for
voltage drops (up to VRSR) in a PCBs power path due to parasitic resistance. As a result of this compensation, the
output voltage directly at the output of SD0 and SD1 may vary up to VRSR, but the voltage at the remote sense point
complies with the load regulation specifications. When the remote sensing feature is disabled, the output voltage is
sensed at FB_SDx.
Note 8: Skip mode output voltage ripple decreases as the output capacitance increases. Typically a system’s point-of-load
capacitance contributes to the step-down regulators local output capacitance to decrease the overall skip-mode output
voltage ripple.
Note 9: Maximum output current refers to the maximum current that the step-down regulator is electrically capable of delivering.
Thermal and reliability limits can reduce the maximum sustainable output current and/or the operation time at maximum
output current.
Note 10: During a DVS transition, the regulators output current increases by COUT x dV/dt. In the event that the load current plus
the additional current imposed by the DVS transition reaches the regulator’s current limit, the current limit is enforced.
When the current limit is enforced, the advertised DVS transition rate (dV/dt) does not occur.
Note 11: For the 0b00, 0b01, and 0b10 settings, the device actively controls the slew rate. For the 0b11 setting, the device drives
the output voltage as fast as possible and the slew rate is limited by the current limit and the output capacitance.

Electrical Characteristics—150mA PMOS
(VMBATT = VIN = 3.7V, COUT = 1.0µF, TA = -40°C to +85°C, unless otherwise noted.) (Note 12)

OPERATIONAL SPECIFICATIONS
Input Voltage Range VIN_LDOx Guaranteed by output accuracy 1.7 5.5 V
Undervoltage Lockout VUVLOxx Rising, 100mV hysteresis 1.6 1.7 V
Battery Voltage Range VMBATT Guaranteed by main bias testing 2.45 5.5 V
VINxx is the 50mV/Step (6-bit),

0.8 3.95
Output Voltage Range VOUTxx maximum of 3.7V LDO2, LDO5, LDO6 V
or VOUT +0.3V 12.5mV Step (6-bit), LDO4 0.8 1.5875
Maximum Output Guaranteed by Normal mode 150
IMAXxx mA
Current output accuracy Low-power mode 5
Nominal capacitor value 1.0
Minimum capacitor value after
Normal mode deration for initial accuracy,
0.7
Minimum Output temperature coefficient,
Capacitance for Stable DC bias voltage, and aging
COUTxx µF
Operation Nominal capacitor value 1.0
(Note 13, Note 14)
Low-power mode deration for initial accuracy,
0.7
temperature coefficient,
DC bias voltage, and aging
BIAS
Time to enable LDO bias only; central bias is
Bias Enable Time tLBIAS 90 µs
already enabled
Bias Enable Currents IQBIAS LDO bias enabled; L_B_EN = 1 10 µA
CORE PERFORMANCE SPECIFICATIONS
VIN = VNOM + 0.3V to 5.5V
with 1.7V minimum,
Normal mode -3 +3
IOUT = 0.1mA to IMAX,
Output Voltage VNOM set to any voltage
%
Accuracy VIN = VNOM + 0.3V to 5.5V
Low-power with 1.7V minimum,
-5 +5
mode IOUT = 0.1mA to 5mA,
VNOM set to any voltage

VIN = VNOM + 0.3V with 1.7V
Normal mode 0.05
minimum, VNOM set to any
Load Regulation voltage
%
(Note 14) IOUT = 0.1mA to 5mA,
Low-power VIN = VNOM + 0.3V with 1.7V
0.05
mode minimum, VNOM set to any
voltage

Electrical Characteristics—150mA PMOS (continued)
VIN = VNOM +0.3V to 5.5V

with 1.7V minimum;
Normal mode 0.01
IOUT = 0.1mA,
Line Regulation VNOM set to any voltage
%/V
(Note 14) VIN = VNOM +0.3V to 5.5V
with 1.7V minimum;
Low-power mode 0.01
IOUT = 0.1mA,
IOUT = VIN = 3.7V 50 100

Normal mode
Dropout Voltage VDOxx IMAX VIN = 1.7V 150 300 mV
Low-power mode IOUT = 5mA, VIN = 3.7V 150 300
Output Current Limit ILIMxx VOUT = 0V, percentage of IMAX 110 180 250 %
COMP_Lx = 0b00,
CESR = 50mΩ, 55
Normal mode,
CESL = 5nH
VIN = VNOM
+0.3V to 5.5V COMP_Lx = 0b01,
with 1.7V absolute CESR = 150mΩ, 66
minimum. CESL = 10nH
IOUT = 1% to
100% to 1% of COMP_Lx = 0b10,
Output Load Transient CESR = 500mΩ, 99
IMAX, VNOM set
(OVCLMP_EN_Lxx = 1) CESL = 35nH mV
to any voltage,
(Note 14)
tR = tF = 1µs,
COMP_Lx = 0b11,
COUT = 1.0µF
CESR = 1000mΩ, 125
CESL = 50nH
Low-power mode, VIN = VNOM + 0.3V to 5.5V with

1.7V absolute minimum. IOUT = 0.05mA to 5mA
25
to 0.05mA, VNOM set to any voltage;
tR = tF = 1µs, COUT = 1.0µF
Normal mode, VIN = VNOM + 0.3V to VNOM + 0.8V

to VNOM + 0.3V with 1.7V absolute minimum; tR = 5
tF = 1µs, IOUT = IMAX, VNOM set to any voltage
Output Line Transient
Low-power mode, VIN = VNOM +0.3V to VNOM mV
(Note 14)
+0.8V to VNOM +0.3V with 1.7V absolute
5
minimum. tR = tF = 1µs, IOUT = 5mA,


f = 1kHz 79
f = 10kHz 68
VINDC =
VNOM +1V f = 100kHz 50
VINAC = 50mV
f = 1000kHz 39
f = 4450kHz 35
f = 1kHz 81
Rejection from f = 10kHz 71
VINDC =
VIN to VOUT
VNOM +0.5V f = 100kHz 52
Power Supply IOUT = 10% of
PSRRxx VINAC = 50mV dB
Rejection IMAX f = 1000kHz 45
f = 4450kHz 39
f = 1kHz 52
f = 10kHz 43
VINDC =
VNOM +0.1V f = 100kHz 38
VINAC = 10mV
f = 1000kHz 33
f = 4450kHz 28
Low-power mode, IOUT = 1mA, f = 1kHz,
50
rejection from VIN to VOUT
VOUT = 0.8V 45
f = 10Hz to
Output Noise 100kHz, IOUT = VOUT = 1.8V 45 µVRMS
10% of IMAX
VOUT = 3.7V 60
Soft-Start and Dynamic Lxx_SS = 0 100
After enabling,
Voltage Change Ramp tSSxx mV/µs
Note 17 Lxx_SS = 1 5
Rate

Output Disabled
OUT_LDOx to GND, active discharge disabled 0.1 µA
Leakage Current
(Lxx_ADE = 0)
Output disabled, VOUT = 1V, resistance from

Active-Discharge
OUT_LDOx to GND, active discharge enabled 65 Ω
Resistance
(Lxx_ADE = 1)
OVERVOLTAGE CLAMP
Clamp Active Clamp active (OVCLMP_EN_Lxx = 1),
VNOM V
Regulation Voltage LDO output sinking 0.1mA
Clamp Disabled
Overvoltage Sink VOUTxx = VNOM × 110% 2.2 µA
Current


TIMING
Time from LDO enable

Lxx_SS = 0 10
command received
Turn-On Time tLON to the output starting µs
to slew, LDO bias
Lxx_SS = 1 60
enabled
After LDO is disabled, the LDO output voltage

discharges based on load and COUT.
Turn-Off Time 0.1 µs
To ensure fast discharge times, enable the active
discharge resistor.
Transition Time from

Low-Power Mode to 50 µs
Normal Mode
THERMAL SHUTDOWN
Output Disabled or TJ Rising 165

Thermal Shutdown °C
Enabled TJ Falling 150
POWER-OK
VOUT when VPOK VOUT Rising 92 95

Power-OK Threshold VPOKTHL %
switches VOUT Falling 84 87
tPOKNFLDO VOUT pulsed from 100% to 80% of regulation 25 µs
Immunity

Electrical Characteristics—300mA PMOS
(VMBATT = VIN = 3.7V, TA = -40°C to +85°C, unless otherwise noted.) (Note 12)

Input Voltage Range VIN_LDOx Guaranteed by output accuracy 1.7 5.5 V
Undervoltage Lockout VUVLOxx Rising, 100mV hysteresis 1.6 1.7 V
VINxx is the
50mV/Step
Output Voltage Range VOUTxx maximum of 3.7V 0.8 3.95 V
(6-bit), LDO3
or VOUT +0.3V.

IMAXxx mA
Nominal capacitor value 2.2

Normal mode deration for initial accuracy,
1.5
temperature coefficient, DC bias
Minimum Output
voltage, and aging
Capacitance for Stable
COUTxx µF
Operation Low-power mode Nominal capacitor value 2.2
(Note 13, Note 14)
deration for initial accuracy,
1.5
voltage, and aging
BIAS
Time to enable LDO bias only; central bias is already
enabled
VIN = VNOM +0.3V to 5.5V with

Normal mode 1.7V minimum, IOUT = 0.1mA to -3 +3
Output Voltage IMAX, VNOM set to any voltage
%
Accuracy VIN = VNOM +0.3V to 5.5V with
Low-power
1.7V minimum, IOUT = 0.1mA to -5 +5
mode
5mA, VNOM set to any voltage

Normal mode VIN = VNOM +0.3V with 1.7V 0.05
Load Regulation minimum, VNOM set to any voltage
%
Low-power
VIN = VNOM +0.3V with 1.7V 0.05
mode
minimum, VNOM set to any voltage

VIN = VNOM +0.3V to 5.5V with

Normal mode 1.7V minimum; IOUT = 0.1mA, 0.01
Line Regulation VNOM set to any voltage
%/V
(Note 14) VIN = VNOM +0.3V to 5.5V with
Low-power
1.7V minimum; IOUT = 0.1mA, 0.01
mode
VIN = 3.7V 50 100

Normal mode IOUT = IMAX
VIN = 1.7V 150 450
Dropout Voltage VDOxx mV
Low-power
IOUT = 5mA, VIN = 3.7V 150 300
mode
Output Current Limit ILIMxx OUT = 0V 110 180 250 %
Normal mode, COMP_Lx = 0b00,

55
VIN = VNOM CESR = 50mΩ, CESL = 5nH
+0.3V to 5.5V
with 1.7V COMP_Lx = 0b01,
absolute 66
CESR = 150mΩ, CESL = 10nH
minimum.
IOUT = 1% to
Output Load Transient 100% to 1% of COMP_Lx = 0b10,
99
(OVCLMP_EN_Lxx = 1) IMAX, VNOM set CESR = 500mΩ, CESL = 35nH mV
(Note 14) to any voltage,
tR = tF = 1µs, COMP_Lx = 0b11,
125
COUT = 2.2µF CESR = 1000mΩ, CESL = 50nH
Low-power mode, VIN = VNOM +0.3V to 5.5V with

1.7V absolute minimum. IOUT = 0.05mA to 5mA to
25
0.05mA, VNOM set to any voltage;
tR = tF = 1µs, COUT = 2.2µF
Normal mode, VIN = VNOM +0.3V to VNOM +0.8V to

VNOM +0.3V with 1.7V absolute minimum; 5
Output Line Transient tR = tF = 1µs, IOUT = IMAX, VNOM set to any voltage
mV
(Note 14) Low-power mode, VIN = VNOM +0.3V to VNOM +0.8V
to VNOM +0.3V with 1.7V absolute minimum; 5
tR = tF = 1µs, IOUT = 5mA, VNOM set to any voltage


f = 1kHz 79
f = 10kHz 68
VINDC =
VNOM+1V f = 100kHz 50
VINAC = 50mV
f = 1000kHz 39
f = 4450kHz 35
f = 1kHz 81
VINDC = VNOM
VIN to VOUT
+0.5V f = 100kHz 52
IOUT = 10% of
Power Supply Rejection PSRRxx VINAC = 50mV dB
IMAX f = 1000kHz 45
f = 4450kHz 39
f = 1kHz 52
f = 10kHz 43
VINDC = VNOM
+0.1V f = 100kHz 38
VINAC = 10mV
f = 1000kHz 33
f = 4450kHz 28
50
rejection from VIN to VOUT
VOUT = 0.8V 45
f = 10Hz to 100kHz,
Output Noise VOUT = 1.8V 45 µVRMS
IOUT = 10% of IMAX
VOUT = 3.7V 60
Voltage Change Ramp tSSxx After enabling, Note 17 mV/µs
Rate Lxx_SS = 1 5
Output Disabled Output disabled, VOUT = 1V, current from OUT_LDOx

0.1 µA
Leakage Current to GND, active discharge disabled (Lxx_ADE = 0)

Active-Discharge
OUT_LDOx to GND, active discharge enabled 65 Ω
Resistance
(Lxx_ADE = 1)
OVERVOLTAGE CLAMP
Clamp Active Regulation Clamp active (OVCLMP_EN_Lxx = 1),
VNOM V
Voltage LDO output sinking 0.1mA
Clamp Disabled
Overvoltage Sink VOUTxx = VNOM x 110% 2.2 µA
Current


TIMING
Time from LDO enable command Lxx_SS = 0 10 µs
Turn ON Time tLON received to the output starting to
slew, LDO bias enabled Lxx_SS = 1 60 µs

Turn OFF Time discharges based on load and COUT. To ensure fast 0.1 µs
discharge times, enable the active-discharge resistor
Transition time from Low

Power mode to Normal 50 µs
Mode
THERMAL SHUTDOWN
TJ rising 165
Thermal Shutdown Output disabled or enabled °C
TJ falling 150
POWER-OK
VOUT rising 92 95
Power-OK Threshold VPOKTHL VOUT when VPOK switches %
VOUT falling 84 87
Immunity

Electrical Characteristics—150mA NMOS
(VMBATT = VIN = 3.7V, TA = -40°C to +85°C, unless otherwise noted) (Note 12)

Input Voltage Range VINxx Note 15 VOUT 5.5 V
Battery Voltage Range VMBATT Guaranteed by main bias testing (Note 16) 2.45 5.5 V
VINxx is the
25mV/step
(6-bit)
or VOUT +0.3V
Guaranteed by Normal mode 150
Maximum Output Current IMAXxx mA
output accuracy Low-power mode 5
Normal mode Nominal capacitor value 0

(1.0µF is Minimum capacitor value after
recommended for deration for initial accuracy,
“nice” transient 0
Minimum Output temperature coefficient, DC bias
performance) voltage, and aging
COUTxx µF
Operation Nominal capacitor value 1
(Note 13, Note 14)
Low-power Minimum capacitor value after
mode deration for initial accuracy,
0.7
voltage, and aging
BIAS
Time to enable LDO bias only; central bias is already
enabled
Bias Enable Currents IQBIAS LDO bias enabled. L_B_EN = 1 10 µA
VIN = VNOM +0.3V to 5.5V,
Normal mode VNOM set to any voltage, -3 +3
VMBATT = VNOM +1.5V with
Output Voltage 2.45V minimum %
Accuracy
VMBATT = VNOM +0.3V to 5.5V
Low-power with 2.45V minimum, IOUT =
-5 +5
mode 0.1mA to 5mA, VNOM set to any
voltage, VIN = VNOM +0.3V

VIN = VNOM +0.3V
Normal mode 0.05
VMBATT = VNOM +1.5V with
Load Regulation 2.45V minimum
%
Low-power VIN = VNOM +0.3V,
0.05
mode VMBATT = VNOM +0.3V with
2.45V minimum

Electrical Characteristics—150mA NMOS (continued)
(VMBATT = VIN = 3.7V, TA = -40°C to +85°C, unless otherwise noted) (Note 12)

Normal mode 0.01
IOUT = 0.1mA
Line Regulation
VMBATT = VNOM +0.3V to 5.5V %/V
(Note 14)
Low-power mode with 2.45V minimum, VIN = 0.01
VNOM +0.3V IOUT = 0.1mA
VMBATT -
50 100
VOUT = 2.5V
Dropout Voltage VDOxx VMBATT - mV
150 300
VOUT = 1.5V
Output Current Limit ILIMxx VOUT = 0V, percentage of IMAX 103 180 250 %
Normal mode, VIN = VNOM +0.3V to 5.5V;
IOUT = 1% to 100% to 1% of IMAX, VNOM set to any 60
Output Load Transient voltage, tR = tF = 1µs, COUT = 1µF
mV
(Note 14) Low-power mode, VIN = VNOM +0.3V to 5.5V;
IOUT = 0.05mA to 5mA to 0.05mA, VNOM set to any 25
voltage. tR = tF = 1µs, COUT = 1µF
Normal mode, VIN = VNOM +0.3V to VNOM +0.8V to
VNOM +0.3V; tR = tF = 1µs, IOUT = IMAX, 5
Output Line Transient VNOM set to any voltage
mV
to VNOM +0.3V; tR = tF = 1µs, IOUT = 5mA, 5
VNOM set to any voltage, COUT = 1µF
f = 1kHz 88
VINDC = f = 10kHz 65
VNOM+1V f = 100kHz 51
VINAC = 50mV f = 1000kHz 22
f = 4450kHz 15
f = 1kHz 85
Rejection from
VIN to VOUT VINDC = VNOM f = 10kHz 63
IOUT = 10% of +0.5V f = 100kHz 49
Power Supply IMAX VINAC = 50mV
PSRRxx f = 1000kHz 21 dB
Rejection COUT = 1µF
f = 4450kHz 14
f = 1kHz 45
VNOM+0.1V f = 100kHz 30
f = 4450kHz 10
50
rejection from VMBATT to VOUT

f = 10Hz to 100kHz, VOUT = 0.8V 55

Output Noise µVRMS
IOUT = 10% of IMAX VOUT = 1.8V 65
Voltage Change Ramp tSSxx After enabling, Note 17 mV/µs
Rate Lxx_SS = 1 5
Output Disabled Leakage Output disabled, VOUT = 1V, current from OUT_LDOx
0.1 µA
Current to GND, active discharge disabled (Lxx_ADE = 0)

Active-Discharge
OUT_LDOx to GND, active discharge enabled 65 Ω
Resistance
(Lxx_ADE = 1)
OVERVOLTAGE CLAMP
VNOM V
Clamp Disabled
VOUTxx = VNOM x 110% 2.5 µA
Overvoltage Sink Current
TIMING
Time from LDO enable Lxx_SS = 0 15 µs

command received to the
Enable Delay tLON
output starting to slew, LDO
bias enabled Lxx_SS = 1 140 µs

Disable Delay tLDD discharges based on load and COUT. To ensure fast 0.1 µs
discharge times, enable the active discharge resistor
Transition Time from Low-

Power Mode to Normal 50 µs
Mode
THERMAL SHUTDOWN
Output disabled TJ Rising 165

or enabled TJ Falling 150
POWER-OK
VOUT Rising 92 95
Power-OK Threshold VPOKTHL VOUT when VPOK switches %
VOUT Falling 84 87
Immunity


Input Voltage Range VIN_LDO Note 15 VOUT 5.5 V
VINxx is the
50mV/Step
(6-bit)
or VOUT +0.3V.

IMAXxx mA
Normal mode
(2.2µF is Minimum capacitor value after
recommended for deration for initial accuracy,
“nice” transient 0
Minimum Output performance) DC bias voltage, and aging
COUTxx µF
(Note 13, Note 14)
Low-power Minimum capacitor value after
mode deration for initial accuracy,
0.7
DC bias voltage, and aging
BIAS
Time to enable LDO bias only; central bias is
already enabled

Normal mode IOUT = 0.1mA to IMAX, -3 +3
Output Voltage Accuracy VIN = VNOM +0.3V to 5.5V %
Low-power with 1.7V minimum,
-5 +5
mode IOUT = 0.1mA to 5mA,

Normal mode VIN = VNOM +0.3V, 0.05
Load Regulation
IOUT = 0.1mA to 5mA, %
(Note 14)
Low-power VIN = VNOM +0.3V with 1.7V
0.05
mode minimum, VNOM set to any
voltage


Normal mode IOUT = 0.1mA, VNOM set to 0.01
Line Regulation any voltage
%/V
(Note 14) VIN = VNOM +0.3V to 5.5V with
Low-power
1.7V minimum, IOUT = 0.1mA, 0.01
mode
VMBATT -
VOUT = 2.5V 50 100
Dropout Voltage VDOxx VMBATT - 150 450 mV
VOUT = 1.5V
IOUT = 1% to 100% to 1% of IMAX, VNOM set to 60
Output Load Transient any voltage, tR = tF = 1µs, COUT = 2.2uF
mV
IOUT = 0.05mA to 5mA to 0.05mA, VNOM set to 25
any voltage. tR = tF = 1µs, COUT = 2.2µF
Normal mode, VIN = VNOM +0.3V to VNOM +0.8V
to VNOM +0.3V; tR = tF = 1µs, IOUT = IMAX, 5
mV
(Note 14) Low-power mode, VIN = VNOM +0.3V to
VNOM +0.8V to VNOM +0.3V. tR = tF = 1µs, 5
IOUT = 5mA, VNOM set to any voltage
f = 1kHz 88
VNOM +1V f = 100kHz 51
f = 4450kHz 15
f = 1kHz 85
VINDC =
VIN to VOUT
VNOM +0.5V f = 100kHz 49
IOUT = 10% of
Power Supply Rejection PSRRxx VINAC = 50mV f = 1000kHz 21 dB
IMAX
f = 4450kHz 14
f = 1kHz 45
VNOM +0.1V f = 100kHz 30
f = 4450kHz 10
50
rejection from VBATT to VOUT

f = 10Hz to 100kHz, VOUT = 0.8V 55

Output Noise µVRMS

After enabling,
Voltage Change Ramp tSSxx mV/µs
Note 17 Lxx_SS = 1 5
Rate

Output Disabled Leakage
OUT_LDOx to GND, active discharge disabled 0.1 µA
Current
(Lxx_ADE = 0)

Active-Discharge
OUT_LDOx to GND, active discharge enabled 65 Ω
Resistance
(Lxx_ADE = 1)
OVERVOLTAGE CLAMP
VNOM V
Clamp Disabled
VOUTxx = VNOM x 110% 2.2 µA
Overvoltage Sink Current
TIMING

command received to
Turn-On Time tLON
the output starting to

Turn-Off Time 0.1 µs
resistor
Transition Time from Low-

Power Mode to Normal 50 µs
Mode
THERMAL SHUTDOWN
Output disabled TJ rising 165

or enabled TJ falling 150
POWER-OK
VOUT when VPOK VOUT rising 92 95

switches VOUT falling 84 87
Immunity


Input Voltage Range VINxx Note 15 VOUT 5.5 V
VINxx is the maximum 50mV/step
Output Voltage Range VOUTxx 0.8 3.95 V
of 3.7V or VOUT +0.3V. (6-bit)
Maximum Output Guaranteed by output Normal mode 450

IMAXxx mA
Current accuracy Low-power mode 5
Normal mode Minimum capacitor value
(4.7µF is recommended after deration for initial
for “nice” transient accuracy, temperature 0
performance) coefficient, DC bias voltage,
Minimum Output
and aging
COUTxx µF
(Note 13, Note 14)
Minimum capacitor value
Low-power mode after deration for initial
accuracy, temperature 0.7
coefficient, DC bias voltage,
and aging
BIAS
Time to enable LDO bias only, central bias is already
enabled

Normal mode IOUT = 0.1mA to IMAX, -3 +3
Output Voltage VMBATT = VNOM +1.5V to %
Accuracy 5.5V with 2.45V minimum,
Low-power
IOUT = 0.1mA to 5mA, -5 +5
mode
VNOM set to any voltage;
VIN = VNOM +0.3V


Normal mode 0.05
VIN = VNOM +0.3V
Load Regulation
IOUT = 0.1mA to 5mA, %
(Note 14) Low-power
VIN = VNOM +0.3V with 0.05
mode
1.7V minimum

Normal mode 0.01
IOUT = 0.1mA
Line Regulation
VIN = VNOM +0.3V to 5.5V %/V
(Note 14)
Low-power mode with 1.7V minimum, 0.01
IOUT = 0.1mA
VMBATT -
50 100
IOUT = VOUT = 2.5V
Normal mode
Dropout Voltage VDOxx IMAX VMBATT - mV
150 450
VOUT = 1.5V

IOUT = 1% to 100% to 1% of IMAX, VNOM set to any 60
Output Load Transient voltage, tR = tF = 1µs, COUT = 4.7µF
mV
IOUT = 0.05mA to 5mA to 0.05mA, VNOM set to any 25
voltage. tR = tF = 1µs, COUT = 4.7µF
Normal mode, VIN = VNOM +0.3V to VNOM +0.8V

to VNOM +0.3V; tR = tF = 1µs, IOUT = IMAX, 5
mV
to VNOM +0.3V; tR = tF = 1µs, IOUT = 5mA, 5


f = 1kHz 88
VNOM +1V
f = 100kHz 51
VINAC =
50mV f = 1000kHz 22
f = 4450kHz 15
f = 1kHz 85
Rejection from
VNOM +0.5V
VIN to VOUT f = 100kHz 49
Power Supply VINAC =
PSRRxx IOUT = 10% of IMAX dB
Rejection 50mV f = 1000kHz 21
f = 4450kHz 14
f = 1kHz 45
VNOM +0.1V
f = 100kHz 30
VINAC =
10mV f = 1000kHz 18
f = 4450kHz 10
50
rejection from VMBATT to VOUT
f = 10Hz to 100kHz, VOUT = 0.8V 55

Output Noise µVRMS
Voltage Change tSSxx After enabling, Note 17 mV/µs
Ramp Rate Lxx_SS = 1 5

Output Disabled
OUT_LDOx to GND, active-discharge disabled (Lxx_ 0.1 µA
Leakage Current
ADE = 0)
Output Disabled, VOUT = 1V, resistance from

Active-Discharge
OUT_LDOx to GND, active-discharge enabled 65 Ω
Resistance
(Lxx_ADE = 1)
OVERVOLTAGE CLAMP
Clamp Active Clamp active (OVCLMP_EN_Lxx = 1),
VNOM V
Regulation Voltage LDO output sinking 0.1mA
Clamp Disabled
Overvoltage Sink VOUTxx = VNOM x 110% 2.2 µA
Current


TIMING

command received to
Turn-On Time tLON
the output starting to

Turn-Off Time discharges based on Load and COUT. To ensure fast 0.1 µs
discharge times enable the active-discharge resistor
Transition Time from

Low-Power Mode to 50 µs
Normal Mode
THERMAL SHUTDOWN
Output disabled or TJ rising 165

enabled TJ falling 150
POWER-OK
VOUT when VPOK VOUT rising 92 95

switches VOUT falling 84 87
Power-OK Noise
Pulse Immunity
correlation using statistical quality control (SQC) methods.
Note 13: For stability requirements, refer to the Remote Capacitor Design with the Register Adjustable Compensation section.
Note 14: Does not include ESR of the capacitance or trace resistance of the PCB.
Note 15: Input voltage range is guaranteed from VOUT +0.3V to 5.5V by output accuracy specifications. Inputs between VOUT
and VOUT +0.3V are guaranteed by design and subject to drop-out resistance limitations [VIN (min) = VOUT + IOUT x
RDO] and may have reduced PRSS and transient performance. For example, with VOUT = 0.8V and VMBATT = 2.7V,
RDO = 0.5Ω therefore with IOUT = 0.2A, the input voltage must be at least 0.9V (VIN ≥ VOUT +IOUT x RDO = 0.8V +
0.2A x 0.5Ω = 0.9V).
Note 16: Battery Voltage Range is guaranteed from VOUT +1.5V to 5.5V by the Dropout Voltage specification. Inputs between
VOUT +1.0V and VOUT +1.5V are guaranteed by design and subject to drop-out resistance limitations
(see Typical Operating Characteristics). Absolute minimum battery voltage range for LDOs is 2.45V.
Note 17: During a soft-start event or a DVS transition, the regulators output current increases by COUT x dV/dt. In the event that
the load current plus the additional current imposed by the soft-start or DVS transition reach the regulator’s current limit,
the current limit is enforced. When the current limit is enforced, the advertised transition rate (dV/dt) does not occur.

Electrical Characteristics—GPIOs
(VMBATT = VGPIO_INA = VGPIO_INB = 3.6V, IBBATT = 0µA, circuit of Simplified Functional Diagram, TA = -40°C to +85°C, unless oth-
erwise specified, typical values are at TA = +25°C.) (Note 18)

SUPPLY
Supply Voltage VGPIO_INx 1.7 5.5 V
Supply Current IGPIO_INx 1 µA
GPIO INPUT
GPIO0-3, VGPIO_INA = 1.7V to 5.5V 0.5
Input Voltage Low VIL V
GPIO4-7, VGPIO_INB = 1.7V to 5.5V 0.5
0.7 x
GPIO0-3, VGPIO_INA = 1.7V to 5.5V
VGPIO_INA
Input Voltage High VIH V
0.7 x
GPIO4-7, VGPIO_INB = 1.7V to 5.5V
VGPIO_INB
Input Hysteresis Vhys 0.25 V
VGPIO_INA = 5.5V TA = +25°C 0.001 1
Input Leakage Current Ii VGPIO_INB = 5.5V µA
VIN = 0V and 5.5V TA = +85°C 0.01
GPIO PUSH-PULL OUTPUT—GPIO0-GPIO7

ISINK = 4mA 0.08
ISINK = 12mA 0.25
0.7 x
VGPIO_INA
0.7 x
VGPIO_INB
GPIO OPEN-DRAIN OUTPUT—GPIO0-GPIO7
ISINK = 4mA 0.08
ISINK = 12mA 0.25
VGPIO_INx = 5.5V, TA = +25°C,
0.01 1.0
Output High Leakage Current IOH µA
VGPIO_INx = 5.5V, TA = +85°C,
0.1
GPIO PULL RESISTANCES—GPIO0-GPIO7
Pullup Resistance RPU Note 19 50 100 160 kΩ
Pulldown Resistance RPD Note 19 50 100 160 kΩ

Electrical Characteristics—GPIOs (continued)
(VMBATT = VGPIO_INA = VGPIO_INB = 3.6V, IBBATT = 0µA, circuit of Simplified Functional Diagram, TA = -40°C to +85°C, unless oth-
erwise specified, typical values are at TA = +25°C.) (Note 18)

REFERENCE OUTPUT—GPIO7
Output Voltage VREF 0µA < IREFOUT < 160µA 1.225 1.250 1.272 V
VMBATT = 5.5V, 2.6V < VGPIO_INB < 5.5V,
Line Regulation 2 mV
IREFOUT = 0µA
Load Regulation 0µA < IREFOUT < 160µA 2 mV
Ripple Rejection f = 1kHz 70 dB
VMBATT = 5.5V, 2.6V < VGPIO_INB < 5.5V,
Output Current 160 µA
IREFOUT = 0µA
Output Noise Voltage 10Hz to 100kHz, CREFOUT = 20pF 55 µVRMS
Note 19: The min/max variation shows it is based on process statistics. This parameter is not production tested.
Electrical Characteristics—RTC
(VMBATT = 3.6V, VBBATT = 2.5V, TA = -40°C to +85°C, unless otherwise noted. Typical values are at TA = +25°C.) (Note 20)
Operating Voltage Range VRTC Note 21 1.65 5.5 V
VMBATT = 0V, VBBATT = 2.45V 2.0

BBATT Current IBBATT PWR_MD_32k = µA
0b00 VBBATT = 3.00V 2.2 4.2
Time Accuracy Per day (Note 21) 2 s
32KCLK Input Frequency f32KCLK 32768 Hz
32KCLK Voltage V32KCLK VRTC V
Note 21: Design guidance only, not tested during final test.

Electrical Characteristics—32kHz Crystal Oscillator
(VMBATT = 3.6V, VRTC = 2.5V, TA = -40°C to +85°C, unless otherwise noted. Typical values are at TA = +25°C.) (Note 20)

CRYSTAL OSCILLATOR
Minimum Oscillator Supply
VRTCUVLO 1.5 V
Voltage
VMBATT = 3.6V, Low-jitter mode

VBBATT = 2.55V, (PWR_MD_32K[1:0] 23
backup battery = 0b11)
Oscillator Supply Current IBBATT µA
charger target Low-power mode
voltage = 2.5V (PWR_MD_32K[1:0] 2.0
(BBCRS[1:0] = 0b00) = 0b00)
Oscillator Voltage
VOLTCO VOSC = 1.5V to 3.4V 20 ppm/V
Temperature Coefficient
Maximum Crystal ESR 90 kΩ
Parasitic XIN/XOUT
CPAR From XIN to XGND and from XOUT to XGND 3 pF
Pin Capacitance
32KLOAD = 0x03 6.5
Crystal Loading 32KLOAD = 0x00 7.5 pF
32KLOAD = 0x01 12.5
Maximum Oscillator
tOSU 1000 ms
Start-Up Time
32K OUTPUT BUFFERS
Output Frequency f32K_OUTx 32768 Hz
32k Output Buffer Supply
Buffer is internally supplied by GPIO_INB 1.7 1.8 V
Voltage
C32K_OUTx = 25pF, f32K_OUTx = 32768Hz,
Supply Current I32K_OUTx 3.7 µA
(Note 22)
Maximum 32K_OUTx
Clock input = 32768Hz 64 µs
Enable Time
Low-power mode (PWR_MD_32K[1:0] = 0b00) 40 60
32K_OUT0 Duty Cycle Low-jitter mode (PWR_MD_32K[1:0] = 0b11) %
45 55
push-pull output (OTP_32K = 0)
32K_OUT0 Rise/Fall Time C32K_OUTx = 25pF 20 ns
32K_OUT0 Output VGPIO_INB = 1.7V, ISOURCE = 4mA, 0.7 x
VOH V
Voltage High push-pull output (OTP_32K = 0) VGPIO_INB
Output High Leakage
IOZH TA = +25°C, open-drain output (OTP_32K = 1) 0.001 1 µA
Current (Note 22)
32K_OUT0 Output
VOL VGPIO_INB = 1.7V, ISINK = 4mA 0.4 V
Voltage Low
Note 22: The MAX77863 internal clock buffer consumes 1uA. To drive a 25pF capacitor at 32kHz consumes 2.7µA
(C x V x F losses). Therefore, enabling a single 32kHz clock buffer consumes approximately 3.7µA.

Electrical Characteristics—Backup Battery Charger
(Operating conditions (unless otherwise specified) VMBATT = 3.7V, VBBATT = 3.0V, TA = -40°C to +85°C.)
PARAMETER CONDITIONS MIN TYP MAX UNITS

BBCVS[1:0] = 0x00 2.420 2.500 2.580
Programmable Output BBCVS[1:0] = 0x01 2.910 3.000 3.090

ILOAD = 1µA V
Voltage Range BBCVS[1:0] = 0x02 3.200 3.300 3.400
BBCVS[1:0] = 0x03 3.395 3.500 3.605
BBCCS[1:0] = 0x00,
BBCLOWIEN 50
0x01, 0x02
=0
BBCCS[1:0] = 0x01 100
VBBATT
Constant Current Limit short to BBCCS[1:0] = 0x00 200 µA
GND BBCCS[1:0] = 0x01 600
BBCLOWIEN
=1 BBCCS[1:0] = 0x02 800
BBCCS[1:0] = 0x03 400
BBCRS[1:0] = 0x00 0.1
BBCRS[1:0] = 0x01 1
Output Resistance kΩ
BBCRS[1:0] = 0x02 3
BBCRS[1:0] = 0x03 6
Reverse Leakage Current TA = +25°C 0.01 10

Input = 0V, VBBATT = 3.0V µA
from BBATT to VMBATT TA = +85°C 0.1
Charger Ground Current ILOAD = 1µA (Note 1) 5 µA

Electrical Characteristics—On-Off Controller

EN0
Input Voltage Low VIL 0.4 V
Input Voltage High VIH 1.4 V
Input Hysteresis VHVS 0.05 V
Debounce Time tDBEN0 24 30 36 ms
EN0_1SEC Time t1SECEN0 1 s
MRT[2:0] = 0b000 2
MRT[2:0] = 0b001 3
MRT[2:0] = 0b010 4
MRT[2:0] = 0b011 5
Manual Reset Time tHRDRST s
MRT[2:0] = 0b100 6
MRT[2:0] = 0b101 8
MRT[2:0] = 0b110 10
MRT[2:0] = 0b111 12
MRT[2:0] = 0b000 2
MRT[2:0] = 0b001 2
MRT[2:0] = 0b010 3
Manual Reset Warning MRT[2:0] = 0b011 4

tMRWRN s
Time (MRWRN) MRT[2:0] = 0b100 5
MRT[2:0] = 0b101 6
MRT[2:0] = 0b110 8
MRT[2:0] = 0b111 10
Internal Pullup Only available with OTP_EN0AL = 1,
RPUEN0 10 kΩ
Resistance Figure 20
Internal Pulldown Only available with OTP_EN0AL = 0,
RPDEN0 10 kΩ
Resistance Figure 20

Electrical Characteristics—FPS
(VMBATT = 3.6V, IBBATT = 0µA, circuit of Simplified Functional Diagram, TA = -40°C to +85°C, unless otherwise specified, typical val-
ues are at TA = +25°C.) (Note 24)

The MAX77863 reference is already powered
0.01
Flexible Power up prior to the enable command (Note 25)
tFSDON µs
Sequencer Enable Delay The MAX77863 reference is powered down
30
prior to the enable command
Flexible Power
tFPSDOFF 0.01 µs
Sequencer Disable Delay
TFPSx[2:0] = 0b000 40
TFPSx[2:0] = 0b001 80
TFPSx[2:0] = 0b010 160
Flexible Power TFPSx[2:0] = 0b011 320

tFST Figure 28 µs
Sequencer Event Period TFPSx[2:0] = 0b100 640
TFPSx[2:0] = 0b101 1280
TFPSx[2:0] = 0b110 2560
TFPSx[2:0] = 0b111 5120
Flexible Power
Sequencer Event Period Accuracy of the flexible power sequencer clock -15 +15 %
Timer Accuracy
Note 25: The MAX77863 reference is powered up if any of the step-down regulators or any of the low dropout linear regulators
are enabled.

Electrical Characteristics—I2C
(VMBATT = 3.6V, VINI2C = 1.8V, circuit of Simplified Functional Diagram, TA = -40°C to +85°C, unless otherwise specified, typical
values are at TA = +25°C.) (Note 26)

POWER SUPPLY
INI2C Voltage VINI2C 1.7 3.6 V
SDA AND SCL I/O STAGES
0.7 x
SCL, SDA Input High Voltage VIH VINI2C = 1.7V to 3.6V V
VINI2C
0.3 x
SCL, SDA Input Low Voltage VIL VINI2C = 1.7V to 3.6V V
VINI2C
0.05 x
SCL, SDA Input Hysteresis VHYS V
VINI2C
SCL, SDA Input Current II VI2CIN = 3.6V or 0V -10 +10 μA
SDA Output Low Voltage VOL Sinking 20mA 0.4 V
SCL, SDA Pin Capacitance Ci 10 pF
Output Fall Time from VIH to VIL tOF Note 27 120 ns
Electrical Characteristics—I2C (continued)


I2C-COMPATIBLE INTERFACE TIMING FOR STANDARD, FAST, AND FAST-MODE PLUS
Clock Frequency fSCL 1000 kHz
Hold Time (Repeated)
tHD;STA 0.26 µs
START Condition
CLK Low Period tLOW 0.5 µs
CLK High Period tHIGH 0.26 µs
Set-Up Time Repeated
tSU;STA 0.26 µs
START Condition
DATA Hold Time tHD:DAT 0 µs
DATA Set-Up time tSU;DAT 50 ns
Set-Up Time for STOP Condition tSU;STO 0.26 µs
Bus-Free Time Between STOP
tBUF 0.5 µs
and START
Capacitive Load for Each Bus Line CB 550 pF
Maximum Pulse Width of Spikes

that Must be Suppressed by the 50 ns
Input Filter

Electrical Characteristics—I2C (continued)
CB = 100pF CB = 400pF
PARAMETER SYMBOL CONDITIONS UNITS
MIN MAX MIN MAX
I2C-COMPATIBLE INTERFACE TIMING FOR HS-MODE
Clock Frequency fSCL 3.4 1.7 MHz
Set-Up Time Repeated
tSU;STA 160 160 ns
START Condition
Hold Time (Repeated)
tHD;STA 160 160 ns
START Condition
CLK Low Period tLOW 160 320 ns
CLK High Period tHIGH 60 120 ns
DATA Set-Up time tSU;DAT 10 10 ns
DATA Hold Time tHD:DAT 0 70 0 150 ns
SCL Rise Time tRCL 10 40 20 80 ns
Rise Time of SCL Signal After a

Repeated START Condition and trCL1 10 80 20 80 ns
after an Acknowledge Bit
SCL Fall Time tfCL 10 40 20 80 ns

SDA Rise Time trDA 10 80 20 160 ns
SDA Fall Time tfDA 10 80 20 160 ns
Set-Up Time for STOP
tSU;STO 160 160 ns
Condition
Capacitive Load for Each
CB 100 400 pF
Bus Line
Maximum Pulse Width of

Spikes that Must be Suppressed 10 10 ns
by the Input Filter
Note 27: System design guidance only. Not production tested.

Typical Operating Characteristics
(IN_SDx = MBATT, FPWM Mode, L = 1μH (TOKO 2520 case size) ,remote sense disabled, TA = +25°C unless otherwise noted.)
SD0 SD1 SD2

EFFICIENCY vs. LOAD CURRENT EFFICIENCY vs. LOAD CURRENT EFFICIENCY vs. LOAD CURRENT
toc01 toc02 toc03
100 100 100
90 90 90
80 80 80
EFFICIENCY (%)
VIN = 2.7V
EFFICIENCY (%)
EFFICIENCY (%)
VIN = 2.7V VIN = 2.7V
70 70 70 VIN = 3.8V
VIN = 3.8V VIN = 3.8V
VIN = 5.5V
60 VIN = 5.5V 60 VIN = 5.5V 60
50 50 50
VOUT = 1.0V, FORCED PWM DISABLED, VOUT = 1.15V, FORCED PWM DISABLED, VOUT = 1.35V, FORCED PWM DISABLED,
40 1µH (TOKO DFE252012F-1R0M), 40 1µH (TOKO DFE201612P-1R0M), 40 1µH (TOKO DFE201612P-1R0M),
REMOTE SENSE DISABLED REMOTE SENSE DISABLED REMOTE SENSE DISABLED
30 30 30
0.001 0.01 0.1 1 10 0.001 0.01 0.1 1 10 0.001 0.01 0.1 1 10
LOAD CURRENT (A) LOAD CURRENT (A) LOAD CURRENT (A)
POWER-SUPPLY REJECTION RATIO

SD3 vs. INPUT FREQUENCY
EFFICIENCY vs. LOAD CURRENT 150mA PMOS LDO
toc04 toc05
100 100
VIN_LDO2 AVERAGE = 3.5V
90
90 VIN_LDO2 AVERAGE = 2.8V
80
80 70
EFFICIENCY (%)
VIN = 2.7V
60
PSRR (dB)
70
VIN = 3.8V
50
VIN = 5.5V
60
40
50 30
VOUT = 1.8V, FORCED PWM DISABLED, 20 LDO POWERED EXTERNALLY
40 1µH (TOKO DFE201612P-1R0M), VOUT2 = 1.6V
10
REMOTE SENSE DISABLED IOUT2 = 15mA
30 0
0.001 0.01 0.1 1 10 0.1 1 10 100 1000
LOAD CURRENT (A) INPUT FREQUENCY (kHz)
POWER-SUPPLY REJECTION RATIO POWER-SUPPLY REJECTION RATIO

vs. INPUT FREQUENCY vs. INPUT FREQUENCY
150mA PMOS LDO 300mA PMOS LDO
toc06 toc07
100 100
IOUT2 = 30mA VIN_LDO3 AVERAGE = 3.5V
90 90
80 80
IOUT2 = 150mA
70 70
PSRR (dB)
PSRR (dB)
60 60
50 50
40 40
30 30
20 LDO POWERED EXTERNALLY 20 LDO POWERED EXTERNALLY
VOUT2 = 1.6V VOUT3 = 1.8V
10 10
VIN_LDO2 AVERAGE = 3.5V IOUT3 = 30mA
0 0
0.1 1 10 100 1000 0.1 1 10 100 1000
INPUT FREQUENCY (kHz) INPUT FREQUENCY (kHz)

Typical Operating Characteristics (continued)
(IN_SDx = MBATT, FPWM Mode, L = 1μH (TOKO 2520 case size) ,remote sense disabled, TA = +25°C unless otherwise noted.)
POWER-SUPPLY REJECTION RATIO POWER-SUPPLY REJECTION RATIO POWER-SUPPLY REJECTION RATIO

vs. INPUT FREQUENCY vs. INPUT FREQUENCY vs. INPUT FREQUENCY
300mA PMOS LDO 150mA NMOS LDO 150mA NMOS LDO
toc08 toc09 toc10
100 100 100
IOUT3 = 30mA VIN_LDO0 AVERAGE = 3.5V IOUT0 = 15mA
90 90 90
IOUT3 = 120mA VIN_LDO0 AVERAGE = 3.0V IOUT0 = 30mA
80 80 80
IOUT3 = 240mA IOUT0 = 60mA
70 70 70
PSRR (dB)
PSRR (dB)
60 60 60
PSRR (dB)
50 50 50
40 40 40
30 30 30
20 LDO POWERED EXTERNALLY 20 LDO POWERED EXTERNALLY 20 LDO POWERED EXTERNALLY
VOUT3 = 1.8V VOUT0 = 1.8V VOUT0 = 1.8V
10 10 10
VIN_LDO3 AVERAGE = 3.5V IOUT0 = 15mA VIN_LDO0 AVERAGE = 3.5V
0 0 0
0.1 1 10 100 1000 0.1 1 10 100 1000 0.1 1 10 100 1000
INPUT FREQUENCY (kHz) INPUT FREQUENCY (kHz) INPUT FREQUENCY (kHz)

300mA NMOS LDO 300mA NMOS LDO
toc11 toc12
100 100
90 90
80 80
IOUT8 = 300mA
70 70
PSRR (dB)
PSRR (dB)
60 60
50 50
40 40
30 30
10 10
0 0
0.1 1 10 100 1000 0.1 1 10 100 1000

450mA NMOS LDO 450mA NMOS LDO
toc13 toc14
100 100
90 90
80 80
IOUT7 = 450mA
70 70
PSRR (dB)
PSRR (dB)
60 60
50 50
40 40
30 30
10 10
0 0
0.1 1 10 100 1000 0.1 1 10 100 1000

Bump Configuration
TOP VIEW
(BUMP SIDE DOWN) MAX77863
1 2 3 4 5 6 7 8 9 10
+
OUT_ IN_LD OUT_ IN_ OUT_ IN_LD OUT_
A NIC0 MON NIC1
LDO3 O3-5 LDO5 LDO2 LDO7 O7-8 LDO8
IN_ OUT_ IN_LD OUT_ OUT_ OUT_ IN_LD OUT_

B AVSD XIN
SD3 LDO4 O4-6 LDO6 LDO2 LDO0 O0-1 LDO1
LX_ LX_ FB_

C MBA TT EN1 EN2 EN0 ACOK XGND XOUT
SD3 SD3 SD3
PG_ FB_ FB_ 32K_

D nIRQ D_SD3 GND GND GND BBATT
SD3 SD2 SD1 OUT0
PG_ SNSN SNSP

E SCL INI2C GND LID GND GND SHDN
SD2 _SD1 _SD1
PG_ FB_ FB_ SNSP SNSN nRST PG_

F SDA GND GND
SD2 SD0 SD0 _SD0 _SD0 _IO SD1
LX_ LX_ GPIO GPIO LX_ LX_

G GPIO4 GPIO6 GPIO0 GPIO2
SD2 SD2 _INB _INA SD1 SD1
IN_ INB_ PGB_ PGA_ INA_ IN_

H GPIO5 GPIO7 GPIO1 GPIO3
SD2 SD0 SD0 SD0 SD0 SD1
INB_ LXB_ LXB_ PGB_ PGA_ LXA_ LXA_ INA_

J NIC2 NIC3
SD0 SD0 SD0 SD0 SD0 SD0 SD0 SD0
WLP
(4.1mm x 3.8mm X 0.7mm)

Bump Description
PIN NAME DESCRIPTION
LINEAR REGULATORS
B8 IN_LDO0-1 Linear regulator 0 and 1 power input. Bypass IN_LDO0 to GND with a 1.0µF ceramic capacitor.
A6 IN_LDO2 Linear regulator 2 power input. Bypass IN_LDO2 to GND with a 1.0µF ceramic capacitor.
Linear regulator 3 and 5 power input. Bypass IN_LDO3-5 to GND with a 1.0µF ceramic capacitor.
A4 IN_LDO3-5 A single IN_LDO3-5 and IN_LDO4-6 input bypass capacitor can be shared between LDOs 3, 4, 5,
and 6 if they are powered from the same input supply.
Linear regulator 4 and 6 power input. Bypass IN_LDO4-6 to GND with a 1.0µF ceramic capacitor.
B4 IN_LDO4-6 A single IN_LDO3-5 and IN_LDO4-6 input bypass capacitor can be shared between LDOs 3, 4, 5,
and 6 if they are powered from the same input supply.
A8 IN_LDO7-8 Linear regulator 7 and 8 power input. Bypass IN_LDO7-8 to GND with a 1.0µF ceramic capacitor.
B7 OUT_LDO0 LDO0 power output. LDO0 is an N-channel linear regulator.
B9 OUT_LDO1 LDO1 power output. LDO1 is an N-channel linear regulator.
B6 OUT_LDO2 LDO2 power output. LDO2 is a P-channel linear regulator.
A3 OUT_LDO3 LDO3 power output. LDO3 is a P-channel linear regulator.
A5 OUT_LDO5 LDO5 power output. LDO5 is a P-channel linear regulator.
A7 OUT_LDO7 LDO7 power output. LDO7 is a N-channel linear regulator.
A9 OUT_LDO8 LDO8 power output. LDO8 is a N-channel linear regulator.
GLOBAL RESOURCES
C3 MBATT Low-noise PMIC power input. Bypass MBATT with a 0.1µF ceramic capacitor to ground.
A2 MON Low-battery monitor analog input.
D5, D6, D7,
GND Ground. All GND pins must be connected together.
E4, E6, E7
D10 BBATT Backup battery connection. Bypass BBATT with a 0.1µF ceramic capacitor to ground.
32.768kHz crystal oscillator output. XOUT has on-chip programmable load capacitors for the
C10 XOUT
crystal oscillator.
32.768kHz crystal oscillator input. XIN has on-chip programmable load capacitors for the crystal
B10 XIN
oscillator.
C9 XGND Crystal oscillator ground. All XGND pins must be connected together.
A10 NIC1 Not internally connected #1. However, for best PCB routing, connect NIC1 to XGND.
32.768kHz crystal oscillator output. 32K_OUT0 is a 50% duty cycle square wave buffered
D9 32K_OUT0
version of TXIN.

Bump Description (continued)
I2C SERIAL INTERFACE
E3 INI2C Internal logci supply for SDA and SCl.
F2 SDA Serial interface data bidirectional open-drain.
E2 SCL Serial interface clock input. Open-drain output.
D2 nIRQ Active-low interrupt output. nIRQ is an open-drain output.
ON/OFF CONTROLLER AND FLEXIBLE POWER SEQUENCER
Enable input 0 to the flexible power sequencer. EN0 is typically connected to the system’s ONKEY.
C7 EN0
See the EN0 section for more information.
Enable input 1 to the flexible power sequencer. EN1 is typically connected to the system’s AP.
C5 EN1
Enable input 2 to the flexible power sequencer. EN2 is typically connected to the system’s AP.
C6 EN2
E10 SHDN Shutdown digital input.
ACOK is a digital input to the ON/OFF controller that typically comes from
C8 ACOK
the system’s battery charger .
LID is a digital input to the ON/OFF controller that typically comes from the system’s
E5 LID
battery charger.
STEP-DOWN REGULATORS
Step-down regulator analog power input. AVSD powers the analog portions of all step-down
regulators. INy_SDx, and AVSD are typically connected to MBATT in the typical applications
B2 AVSD circuit for a 1s battery configuration as shown in Figure 40. For applications with 2s
(or higher) battery configuration AVSD can be connected to an external step-down regulator
as shown in Figure 41 and all INy_SDx must be connected together.
D_SD3 default output voltage select input. D_SD3 is a tri-level logic input. Connect D_SD3 as
described in Table D_SD3 Logic. The logic level of D_SD3 is latched each time the MBATT
D4 D_SD3
voltage rises above the main-battery under voltage lockout threshold (VMBATT > VMBATTUVLO).
Changes to D_SD3 after the logic level has been latched have no effect.
Power input for phase “A” of the step-down regulator 0. Connect AVSD and all INA_SD0 together.
H9, J9 INA_SD0
Bypass INA_SD0 to GND with a 4.7µF ceramic capacitor.
MAX77863 power input for phase “B” of the step-down regulator 0. Connect AVSD and
H2, J2 INB_SD0
all INB_SD0 together. Bypass INB_SD0 to GND with a 4.7µF ceramic capacitor.
Power input for step-down regulator 1. Connect AVSD and all IN_SD1 together. All IN_SD1 pins
H10 IN_SD1
must be connected together. Bypass IN_SD1 to GND with a 2.2µF ceramic capacitor.
Not internally connected #3. J10 is not internally connected. However, for best PCB routing,
J10 NIC3
connect NIC3 to IN_SD1.
H1 IN_SD2
must be connected together. Bypass IN_SD2 to GND with a 2.2µF ceramic capacitor.
Not internally connected #2. J1 is not internally connected. However, for best PCB routing,
J1 NIC2

B1 IN_SD3
must be connected together. By pass IN_SD3 to GND with a 2.2µF ceramic capacitor.
Not internally connected #0. A1 is not internally connected. However, for best PCB routing,
A1 NIC0
Inductor switching node for phase “A” of step-down regulator 0. When the regulator is enabled,
J7, J8 LXA_SD0 the inductor switching node drives between INA_SD0 and PGA_SD0 to maintain FB_SD0 at its
regulation threshold. All LXA_SD0 pins must be connected together.
Inductor switching node for phase “B” of step-down regulator 0. When the regulator is enabled,
J3, J4 LXB_SD0 the inductor switching node drives between INB_SD0 and PGB_SD0 to maintain FB_SD0 at its
regulation threshold. All LXB_SD0 pins must be connected together.
Inductor switching node for step-down regulator 1. When the regulator is enabled, the inductor
G9, G10 LX_SD1 switching node drives between IN_SD1 and PG_SD1 to maintain FB_SD1 at its regulation
threshold. All LX_SD1 pins must be connected together.
G1, G2 LX_SD2 switching node drives between IN_SD2 and PG_SD2 to maintain FB_SD2 at its regulation
C1, C2 LX_SD3 switching node drives between IN_SD3 and PG_SD3 to maintain FB_SD3 at its regulation
Power ground for phase “A” of step-down regulator 0. All PGA_SD0 pins must be connected
H6, J6 PGA_SD0
together.
Power ground for phase “B” of step-down regulator 0. All PGB_SD0 pins must be connected
H5, J5 PGB_SD0
together.
F10 PG_SD1 Power ground for step-down regulator 1. All PG_SD1 pins must be connected together.
E1, F1 PG_SD2 Power ground for step-down regulator 2. All PG_SD2 pins must be connected together.
D1 PG_SD3 Power ground for Step-down regulator 3.
Step-down regulator 0 output voltage feedback node. Connect FB_SD0 directly to the
F6 FB_SD0
step-down regulator output capacitor.
D8 FB_SD1
D3 FB_SD2
C4 FB_SD3
F5 FB_SD0
Output voltage remote sense positive input for step-down regulator 0. Connect SNSP_SD0
F7 SNSP_SD0
directly to the point-of-load positive terminal.
Output voltage remote sense positive input for step-down regulator 1. Connect SNSP_SD1
E9 SNSP_SD1
directly to the point-of-load positive terminal.

F4 GND Unused pin that is internally connected. Connect to ground for the lowest thermal impedance.
Output voltage remote sense negative input for step-down regulator 0.
F8 SNSN_SD0
Connect SNSN_SD0 directly to the point-of-load ground terminal.
Output voltage remote sense negative input for step-down regulator 1.

E8 SNSN_SD1
Connect SNSN_SD1 directly to the point-of-load ground terminal.
F3 GND Unused pin that is internally connected. Connect to ground for the lowest thermal impedance.
GPIO
GPIO power input for the lower nibble. Bypass GPIO_INA to GND with a 0.1µF ceramic capacitor.
G6 GPIO_INA However, for the MAX77863, if GPIO_INA is supplied by one of the on-chip regulators, the
regulators output capacitor is sufficient bypass capacitance for GPIO_INA.
GPIO power input for the upper nibble. Bypass GPIO_INB to GND with a 0.1µF ceramic capacitor.
G5 GPIO_INB However, for the MAX77863, if GPIO_INB is supplied by one of the on-chip regulators, the
regulators output capacitor is sufficient bypass capacitance for GPIO_INB.
G7 GPIO0
H7 GPIO1
G8 GPIO2
H8 GPIO3
General purpose input/output.
G3 GPIO4
H3 GPIO5
G4 GPIO6
H4 GPIO7
RESET I/O
F9 nRST_IO Bidirectional active-low open-drain reset input/output.

Simplified Functional Diagram
IN_LDO0-1 AVSD
OUT_LDO0 INA_SD0
LDO0, 150mA, NMOS IN
OUT_LDO1
LDO1, 150mA, NMOS LXA_SD0
IN_LDO2
DCDC0 PGA_S D0
OUT_LDO2 CONTROL
LDO2, 150mA, PMOS PGND
8A P EAK INB_SD0
IN_LDO3-5 MAX77863 6A CONT.
LXB_SD0
OUT_LDO3
LDO3, 300mA, PMOS
OUT_LDO5 PGB_S D0
LDO5, 150mA, PMOS
PGND
IN_LDO4-6 FB_SD0
OUT_LDO4 SNSP_SD0
LDO4, 150mA, PMOS
OUT_LDO6 SNSN_SD0N LOAD
LDO6, 150mA, PMOS
IN_LDO7-8 IN_SD1
IN
OUT_LDO7 DCDC1
LDO7, 450mA, NMOS CONTROL LX_SD1
VDCDC1
OUT_LDO8
LDO8, 300mA, NMOS 3A
PG_SD1
MON PGND
LOW-BATTERY MONITOR
FB_SD1
MBA TT
SNSP_SD1
GND BIAS, REF, UVLO, OVLO,
THERMAL SHUTDOWN SNSN_SD1 LOAD
GND
GND
BBATT IN_SD2
BACKUP BATTERY CHARGER IN
DCDC2
CONTROL LX_SD2
VDCDC2
2A
M
U
X
PG_SD2
XOUT
XIN PGND
RTC WATCHDOG FB_SD2
XGND
GPIO_I NB IN_SD3
IN
GND
32k_OUT0 DCDC3
CONTROL LX_SD3
VDCDC3
GND 2A
PG_SD3
INI2C
PGND
SDA FB_SD3
I2C INTERFACE
SCL AND TRI-STATE D_SD3
INTERRUPT OUTPUT INPUT LATCH
nIRQ
GPIO_I NA
EN0 GPIO0
GPIO GPIO1
EN1
ON/ OFF LOWE R NIBBLE GPIO2
EN2 CONTROLLER GPIO3
ACOK AND GPIO_I NB

FLEXIBLE POWER GPIO4
LID
SEQUENCER GPIO GPIO5
SHDN UPPER NIBBLE GPIO6
GPIO7
NICx
BIDIRE CTIONAL RES ET nRST_IO
INPUT/OUTPUT GND XGND PGND

Detailed Description ers the global resources of the IC through MBATT and
The MAX77863 is a complete power management IC GPIO band “A”. With AON5V0 applied to MBATT, the
(PMIC) for mobile devices that use multicore appli- on/off controller monitors its inputs for a wakeup event.
cation processors. The IC works well with many When a wakeup event occurs, the IC begins its wakeup
different series/parallel (s/p) configurations of a Li+/ sequence by enabling the external step-down regulator
Li-Poly battery pack. Figure 40 shows the MAX77863 in such as the MAX15066 with GPIO2. The MAX15066
its Typical Application Circuit for systems with 1s configu- generates SD5V0 which powers all of the step-down
ration batteries. regulators and a few of its LDOs which are required to
complete the wakeup sequence. The concepts used in
Figure 41 shows the IC in its typical applications circuit Figure 41 can be utilized to create solutions for 3s and 4s
for a system with a 2s1p (two series one parallel) battery configurations. Other devices such as the MAX17085B,
configuration. This applications circuit for systems with MAX17005/6, MAX17015, and MAX17020 are also good
series battery configurations adds three components that candidates for support devices in this series battery con-
are not shown in Figure 40: battery charger, low-IQ LDO, figuration.
and step-down regulator. A battery charger charges the
series configured battery pack and generates a system Simplified Functional Diagram: where appropriate, further
voltage (VMBATT) that is derived from the adapter and/ details of each functional block are shown within the
or the battery pack. VMBATT is regulated down to an dedicated chapter for that function.
always on voltage (AON5V0) by a low-IQ linear regulator Table 1 provides a regulator summary for the IC.
such as the MAX1725 or the MAX8881. AON5V0 pow-
Table 1. Regulator Summary

VIN VOUT VOUT OUTPUT
REGULATOR MAXIMUM OUTPUT SPECIAL
RANGE RANGE RESOLUTION CAPACITOR
TOPOLOGY IOUT NOISE FEATURES
(V) (V) (mV) (COUTX)
8.0A Peak
6.0A 3.0 to 5.5 Differential remote
Step-Down 0.6 to
SD0 Continuous 12.5 2x22µF N/A output voltage
Regulator 1.4
sensing
6.0A 2.6 to 3.0
3.0A 3.0 to 5.5 Differential remote

Step-Down 0.6 to
SD1 12.5 22µF N/A output voltage
Regulator 1.55
2.5A 2.6 to 3.0 sensing
Step-Down 0.6 to Capable of 100%

SD2 2.0A 2.6 to 5.5 12.5 22µF N/A
Regulator 3.3875 duty-cycle
• Capable of
100% duty-cycle
Step-Down 0.6 to • Three default
SD3 2.0A 2.6 to 5.5 12.5 22µF N/A
Regulator 3.3875 output voltage
options via pin
strap (D_SD3)
N-Channel 0.8 to
LDO0 150mA 0.8 to 5.5 25 1.0µF 65µVRMS N/A
LDO (NDRV1) 2.35
N-Channel 0.8 to
LDO (NDRV1) 2.35
P-Channel 0.8 to
LDO (PDRV1) 3.95

Table 1. Regulator Summary (continued)
VIN VOUT VOUT OUTPUT
REGULATOR MAXIMUM OUTPUT SPECIAL
RANGE RANGE RESOLUTION CAPACITOR
TOPOLOGY IOUT NOISE FEATURES
(V) (V) (mV) (COUTX)
P-Channel 0.8 to
LDO (PDRV2) 3.95
P-Channel 0.8 to
LDO4 150mA 1.7 to 5.5 12.5 1.0µF 45µVRMS N/A
LDO (PDRV1) 1.5875
P-Channel 0.8 to
LDO (PDRV1) 3.95
P-Channel 0.8 to
LDO (PDRV1) 3.95
N-Channel 0.8 to
LDO (NDRV3) 3.95
N-Channel 0.8 to
LDO (NDRV2) 3.95
*Output noise is proportional to output voltage. The specified noise values are for VOUT_LDOx = 0.8V.
**Quiescent supply current is the sum of the main battery current (IMBATT), the step-down regulator analog input supply current
(IAVSD), and the regulator’s power input current.
Global Resources voltage (VAVSD) is not within the acceptable window

The global resources encompasses a set of circuits that of operation (2.6V to 5.5V). Disabling the IC when the
serve the entire device and ensures safe, consistent, supply is outside of its acceptable range ensures reliable
and reliable operation. These resources include voltage consistent behavior when the supply voltage is removed/
reference, bias currents, timing references, voltage applied and it prevents overvoltage stress to the device.
monitors, and thermal monitors. See Figure 1 for more In addition to the fixed threshold, UVLO and OVLO com-
information. parators and adjustable threshold low-battery monitor
monitors the battery voltage through the MON input and
Voltage References, Bias Currents, provides the system with a signal that the main-battery is
and Timing References low through a MBATTLOW status bit and MBATTLOW_R
Centralized voltage references, bias current, and timing interrupt bit. When VMON < VMONL, MBATTLOW is 1.
references support all the functional blocks within the The main-battery low signal is also available through the
IC. These resources are automatically enabled when nRST_IO signal when LBRSTEN = 1. With all peripheral
any of the peripherals functions within the device require blocks of the IC disabled, the quiescent current of the
them. The supply current associated with the minimum device is 12µA (IQ_MBATT). The “low-battery” compara-
set of these resources make up the quiescent current tor’s threshold and hysteresis are register programmable.
(IQ_MBATT).
For a single-cell (i.e., 1s) battery configuration (Figure
Voltage Monitors 40), MON is intended to connect directly to the MBATT
The MBATT undervoltage lockout (UVLO) and MBATT pin externally. For multi-cell (i.e., 2s, 3s, 4s) configura-
overvoltage lockout (OVLO) comparators force the entire tions (Figure 41), MON is intended to connect to the
device off when the supply voltage (VMBATT) is not main system power source (i.e., battery or system node)
within the acceptable window of operation (2.6V to through a resistive divider. Although VMON can inde-
5.5V). Similarly, the AVSD undervoltage lockout (UVLO) pendently swing from -0.3V to +6.0V, systems should be
and AVSD overvoltage lockout (OVLO) comparators designed such that VMON is less than or equal to MBATT.
force the IC step-down regulators off when the supply

Example 1: Setting the low-battery cutoff threshold to an issue because the valid battery operating range
5.6V and the battery valid threshold to 6.0V for a 2s is from 2.6V to 5.5V. However, it could be possible
battery configuration that the battery capacity is not enough to support the
●● A system with two series batteries has a maximum system when the voltage is lower than 2.9V. In this
charge voltage of 8.4V and a low battery cutoff volt- situation, the low-battery threshold would be set for
age of 5.6V (i.e., 2.8V per cell). A 400mV hysteresis 2.9V falling.
is desired before the system recognizes the battery ●● Some systems may need to choose the low-battery
as valid. threshold based on backup time: Consider the case
●● The LBDAC[2:0] = 0b001 setting is chosen (2.8V) to where a 2000mAh battery supports a system where
get a falling cutoff voltage of 5.6V for the two series the highest step-down regulator output voltage is
cell battery configuration. 2.5V (no dropout issues), the battery can support the
system when the voltage is down to 2.7V (no capacity
●● The LBHSYT[1:0] = 0b01 setting is chosen (200mV) issues), but the system must have a backup time of
to get 400mV of hysteresis (i.e., 200mV per cell) and one year. In this case, the low-battery threshold must
a battery valid threshold of 6.0V. be set sufficiently high so that the main battery has
●● A divide-by-two resistive divider using two 402kΩ resis- enough capacity to support the system in its backup
tors is used from the system voltage (either battery or mode for one year. In a situation like this, the low-
adapter) to ground with the center tap connected at battery threshold may be set to 3.3V falling.
MON. The low MON bias current (IMON) allows for The VMONL hysteresis (VLBHYST) is configurable using
the use of a large resistor to minimize the drain on the LHYST[1:0]. Choose VLBHYST based on your system
system. Limiting the top of the resistive divider to peak currents and battery impedance. Set VLBHYST
< 402kΩ limits the total error due to bias current to sufficiently high to avoid oscillation in and out of the
50mV. When using high-impedance resistive dividers, low-battery state due to system peak currents.
make sure to isolate them from noise sources in the
PCB layout. ●● For example, consider a system that has maximum
peak currents of 1A with an internal battery imped-
Example 2: Optimizing the low-battery threshold and ance of 100mΩ, a connector impedance of 50mΩ,
hysteresis and a fuse impedance of 50mΩ. The total impedance
The default low-battery threshold is 3.0V falling with of 200mΩ combined with the 1A peak currents results
200mV hysteresis. A system with a low battery cannot in the battery voltage varying by 200mV. In this case,
start until its battery has charged above 3.2V. VLBHYST needs to be set to 300mV (>200mV).
The following bullet points give some examples of Example 3: Charging a dead battery with a 3.0V falling
situations where the low-battery falling threshold (VMONL) threshold and 200mV of hysteresis.
can be optimized: ●● A device with a 2.5V battery is off and does not start
●● Some systems may need to choose the low-battery when the user presses the “on key” because the
threshold based on step-down regulator dropout: battery is too low. The user plugs the device into the
Consider the case where an 800mAh battery supports charger and presses the “on key” to find out that it still
a system where the highest step-down regulator out- does not start because the battery voltage is too low.
put voltage is 2.8V, the step-down regulator output can Three minutes later, the battery voltage rises above
be prevented from going into dropout by setting the 3.2V and the device starts up with no user intervention.
low-battery threshold to 3.0V falling. This assumes
that 200mV (3.2V-3.0V) is sufficient for the step-down Thermal Monitors
regulator to stay out of dropout. Several on-chip thermal sensors force the IC to shut down
if the junction temperature exceeds 165°C (TJSHDN). In
●● Some systems may need to choose the low-battery
addition to the 165°C shutdown threshold, these thermal
threshold based on the battery capacity: Consider the
sensors also provide interrupts when the temperature
case where a 2000mAh battery supports a system
exceeds 120°C (thermal alarm 1) and 140°C (thermal
where the highest step-down regulator output voltage
alarm 2).
is 2.5V, then the step-down regulator dropout is not

Bidirectional Reset Input/Output ●● FPS0 (flexible power sequencer 0) has gotten past
The MAX77863 has a bidirectional, active-low, open- power up cycle 5 (FSO_RSO).
drain, reset input/output (nRST_IO) as shown in Figure ●● tRST_O expired.
1. The RSO signal within the bidirectional reset IO logic ●● No external device such as a reset button (Figure 40)
in Figure 1 is asserted by the IC when it needs to drive are pulling nRST_IO low.
nRST_IO low. If the IC is not driving nRST_IO low (i.e.,
RSO is low), and an external device such as a reset Global Shutdown
button (Figure 1) pulls nRST_IO low, then the RSI signal This document uses the term “global shutdown” to refer to
within the bidirectional reset IO logic is asserted. If RSI is any event that causes a shutdown of all regulators and a
asserted for longer than tDBNC, then a global shutdown reset for most of the registers within the IC. The NVERC
event is triggered (GLBALSHDN). A global shutdown due register records the source of a “global shutdown” event.
to RSI is recorded in the NVERC register such that when Figure 4 shows the global shutdown state machine.
the system’s microprocessor recovers from the reset it Figure 5 is the simplified logic diagram for the global shut-
can recognize that the cause of the power down was due down. Figure 6 and Figure 7 shows the simplified timing
to RSI. If a global shutdown event is triggered by RSI, diagram for the global shutdown events. In addition to
then the IC automatically generates a wakeup event after the state machine, the various conditions that causes a
the global shutdown event has completed. See the Global global shutdown are also shown in the bulleted list below:
Shutdown section for more information.
●● Reset input (i.e., RSI event)
The reset output is a programmable slave to the flexible • nRST_IO externally pulled low for tDBNC after RSO
power sequencer. Allowing the RSO to respond to the flexible is deasserted.
power sequencer gives it the capability to drive the nRST_IO
●● Software Reset (i.e., SFT_RST event)
line low as the first action in the power down sequence
(Figure 26). The FPS_RSO register configures how nRST_IO • SFT_RST bit is set.
behaves with respect to the flexible power sequencer. ●● Main-Battery Undervoltage
Once all conditions for allowing the reset output to go (VMBATT < VMBATTUVLO)
high-impedance have been met, a reset delay timer is ●● Main-Battery Low when MBLPD is set
initiated before RSO is deasserted (tRST_O). (VMON < VMONL)
The following bulleted list summarizes all the conditions ●● Overvoltage (VMBATT > VMBATTOVLO or
required for the MAX77863 to set RSO low and allow VAVSD > VMBATTOVLO)
nRST_IO to go high-impedance. ●● Thermal Overload (TJ > TJSHDN)
●● The IC must not be in a global shutdown state. See ●● Manual Reset
the Global Shutdown section for more information. • EN0 low for more than the time programmed by
●● The low-battery monitor must be satisfied (VMON > MRT[2:0] and MREN is set.
VMONL) if LBRSTEN is set. See the Voltage Monitors ●● System Watchdog Timeout
section for more information.
●● SHDN Pin
●● The 32kHz oscillator must be stable (32K_
●● PWR_OFF Bit
OK). See the 32kHz Crystal Oscillator and
Buffered Outputs section for more information. After a global shutdown occurs, the device may be
powered up normally as long as the main-battery voltage
●● The flexible power sequencer (FPS_RSO) must be
and the die temperature are within their valid ranges.
satisfied.
Although all regulators are forced off in response to
●● Reset timer has expired (tRST_O). a global shutdown, the RTC remains powered and
An example configuration that allows nRST_IO to go continues to record the calendar.
high-impedance is: From any state there are three ways of implementing a
●● No global shutdown events. “global shutdown”. The source of the global shutdown
●● The main-battery voltage is within the valid region. event determines how the global shutdown is implemented
●● The 32kHz clock is stable. and is described as follows.

Global Shutdown Events with Sequenced The 32kHz oscillator power mode is configured with
Shutdown and Automatic Wakeup PWR_MD_32K[1:0]. When any of these power mode bits
As shown in Figure 4, three events initiate “sequenced are programmed to 0b01 (PWR_MD_xx[1:0] = 0b01), the
global shutdown and automatic wakeup.” The events in given peripheral are in low-power mode.
this category are associated with faulty system states The logic shown in Figure 8 allows EN1 to control the
where the software may not be working properly but the low-power mode bus (LPM_BUS). With LPM_BUS = 1,
system could potentially recover by powering down the any peripheral (32kHz oscillator (OSC), linear regulator
microprocessor, resetting all the “global shutdown” reg- (LDO), or step-down regulator (SD)) with its power mode
isters, and then powering up the microprocessor again. bits programmed to 0b01 (PWR_MD_xx[1:0] = 0b01) are
in low-power mode when LPM_BUS = 1.
Global Shutdown Events with
Sequenced Shutdown to the Off State When the IC is asserting its reset output (RSO = 1), the
EN1 signal cannot control the active-low sleep mode
As shown in Figure 4, five events initiate “sequenced
signal (i.e., EN1_LPM is forced low). However, if the IC is
global shutdown to the off state.” With the exception of
not asserting RSO and the low-power mode during sleep
PWR_OFF which is a normal system function, the events
mask bit (nSLP_LPM_MSK) is clear, the EN1 signal can
in this category are associated with undesirable system
affect EN1_LPM and LPM_BUS.
states that may occur in a “normally” functioning product.
Powering down the microprocessor and resetting all the Logic
“global shutdown” registers helps the system resolve The IC includes an I2C interface as well as several other
these undesirable events. In general, a wakeup event logic signals. All logic level specifications for the IC are
such as an on-key press is required to power up the consolidated within the “Logic” section of the Electrical
microprocessor again. Characteristics table.
In the case of a software reset input (SFT_RST) with
SFT_RST_WK = 0, the global shutdown state machine Status and Interrupts
results in the “default state” with the device off and wait- The IC contains several status, interrupt, and interrupt
ing for a wakeup event. It is possible for the system mask registers. Table 2 shows the various register types
software to program a wakeup event based on an RTC within the IC along with a brief description. Figure 2
alarm. For example, once the state machine lands in the shows the simplified interrupt, status, and mask logic for
“default state” it waits there until the RTC alarm generates the entire device; see each section for more information.
the wakeup event. Status, interrupt, and interrupt mask functions are typi-
cally provided in a block of three registers and register
Global Shutdown Events with blocks are typically associated with a single device func-
Immediate Shutdown tion.
As shown in Figure 4, five events initiate an “immedi- An elegant interrupt structure design minimizes proces-
ate shutdown.” The events in this category are associ- sor time. This structure allows the applications processor
ated with potentially hazardous system events. Powering to quickly find the interrupt of interest. It achieves this
down the microprocessor and resetting all the IC regis- through a top-level interrupt register that sub-divides the
ters helps mitigate any issues that can occur due to these interrupt sources into eight different categories.
potentially hazardous system events.
Figure 3 provides a guideline for processing the interrupt
Global Low-Power Mode information. The following bulleted list reviews the basic
All step-down regulators, linear regulators, and the 32kHz details of this diagram:
oscillator have low-power modes. Each block containing ●● The starting point is that the processor is powered but
low-power mode allows for the power mode to be con- it could be in normal operating mode or sleep mode
trolled individually or for the power mode to be controlled and its global interrupt is unmasked.
globally with the global low-power mode bit (GLBL_LPM),
●● Upon the interrupt hardware line going low (nIRQ = 0),
or GPIO0 when it is set in its alternative mode, or the EN1
the software is switched to the priority decoder which
hardware input. See Figure 8 for the simplified logic.
decides in what order all interrupts to the processor
For the step-down regulators, the power modes are con- are serviced and therefore, transfers control to the
figured with PWR_MD_SDx[1:0]. For the linear regulators, PMIC interrupt service routine appropriately.
the power modes are configured with PWR_MD_Lx[1:0].

●● The first task for the processor is to mask the PMIC ●● If an additional PMIC sub-block interrupt occurs after
interrupt by setting GLBLM (not to be confused with the top level interrupt register (IRQTOP) has been
IRQ_GLBLM). read but prior to the sub-block being serviced, it is
• This forces nIRQ to go high-impedance in which serviced in the routine although it did not cause the
case it is pulled high by the external pullup resistor. original interrupt.
• Forcing nIRQ to go high-impedance ensures that • For example, if GPIO0 rising edge caused the
any interrupts that occur within the PMIC while the original interrupt but GPIO1 had a rising edge before
PMIC interrupt service routine is being executed the GPIO sub-block’s interrupts were serviced, both
causes a subsequent falling edge on the processor GPIO0 and GPIO1 interrupts would get serviced.
interrupt line. ●● If an additional PMIC sub-block interrupt occurs after
●● The next task is to read the IRQTOP register and the top level interrupt register (IRQTOP) has been
maintain a local copy. Note that IRQTOP is cleared read and after the sub-block being serviced, it is
when read. serviced the next time the interrupt service routine is
●● Based on the value of the IRQTOP register, the called.
service routing branches to individual functions that • Using the same example, if GPIO1 has a rising
service interrupts from each of the PMIC sub-blocks. edge subsequent to the GPIO sub-block being ser-
• Note that at this point, subsequent interrupts that viced, it gets stored in the GPIO block interrupt flag
occur on the PMIC are masked from reaching the and in the global interrupt register (IRQTOP) which
processor. They are however, not lost since they then causes an interrupt once GLBLM is unmasked.
are stored on the local interrupt registers and global ●● If a PMIC sub-block that did not cause an interrupt has
interrupt register on the PMIC. an interrupt while the interrupt service routine is being
●● Once all interrupts have been checked and serviced, executed (due to another sub-block), it gets stored
the interrupt service routine unmasks the hardware and serviced the next time the routine is called.
interrupt line by clearing GLBLM (not to be confused • For example, if the service routine was called due to
with IRQ_GLBLM). the GPIO sub-block but the RTC sub-block has an
• If any interrupts occurred on the PMIC during the interrupt while the service routine is being executed,
process of servicing the PMIC interrupts, and these it gets stored in its local interrupt flag (RTCINT) and
interrupts are unmasked, the nIRQ line now gets the bit in the top level interrupt register (IRQTOP)
pulled low causing an interrupt on the processor. also gets set. This subsequently causes an interrupt
The process now repeats. when GLBLM is unmasked after the present inter-
rupt service routine has completed.
The above bulleted list reviews the basic details of Figure
3. The following bulleted list is of second-level interrupt
service routine concerns:
Table 2. Register Type Description

REGISTER TYPES DESCRIPTION
Interrupt registers are read only and provide indications that a particular event has occurred. When an
interrupt event has occurred, the corresponding bit is set in the interrupt register. Each interrupt event has
Interrupt
a corresponding interrupt mask that determines whether an interrupt event affects the hardware interrupt
output. Interrupt registers are cleared when read.
Interrupt mask registers allow for preventing (masking) an interrupt event from affecting the hardware
interrupt output. Note that the interrupt mask settings have no effect on the interrupt registers. If an interrupt
Interrupt Mask
mask is set, then when an interrupt event happens it does not get reported on the hardware interrupt
output, however, that interrupt is still reported in the interrupt register.
Status Status registers are read only and reflect the actual condition of a particular event or input.
Data Data registers provide information. One example is the RTCs minutes register (RTCMIN).
Configuration Configuration registers allow for the adjustment of device parameters.

System Watchdog Timer down condition, and sets the WDT bit in the nonvolatile
The IC contains a system watchdog timer to ensure event recorder.
safe and reliable operation. The system watchdog timer To prevent the system watchdog timer from initiating a
prevents the device from powering a system in the event global shutdown event and disabling the IC, a properly
that the system controller hangs or otherwise isn’t com- operating processor clears the system watchdog timer
municating correctly. The default state of the system within the timer period programmed by TWD[1:0]. The
watchdog timer enable bit (WDTEN) can be factory system watchdog timer is cleared by setting WDTC[1:0]
programmed with an OTP bit (OTP_WDTED). To use = 0b01. See the Global Shutdown section for more infor-
the watchdog timer feature, enable the feature by setting mation.
WDTEN. While enabled, the system controller must reset The system watchdog timer can be set to automatically
the system watchdog timer within the timer period (tWD) clear when the AP enters its sleep or off states. The
for the charger to operate normally. Reset the system device interprets the AP sleep state as FPS1 is being
watchdog timer by programming WDTC[1:0] = 0b01. tWD disabled. The device interprets the off state as FPS1 and
is programmable from 2s to 128s with TWD[1:0]. FPS2 being disabled.
With WDTEN set, an internal counter is incremented with Note that the IC contains both a system watchdog timer
the internal oscillator. When the internal counter matches and an I2C watchdog timer. See the I2C Watchdog Timer
a value programmed by TWD[1:0], the IC asserts nRST_ section for more information.
IO, powers down all of its regulators with a global shut-

AVSD
VMB ATTOVL O AVSD

Overvoltage
Lockout AVSD_OK must be high for
any step-down regulator to
AVSDUVLO be on.
To step-down
regulator analog VMB ATTU VL O
blocks.
AVSD
Undervoltage
Lockout
To RTC based shutdown

TJ
event register. VCC
Thermal
TJS HD N . .. . Other
Overload
Interrupts
Sources
TJALRM2M
RET* TJALRM2_R MASK
Thermal 100k
TJ1 40
Alarm # 2
nIRQ
GPIOA
TJALRM1M GLBLM
RET* TJALRM1_R MASK MASK
Thermal
TJ1 20 IRQ
Alarm # 1
MBATT To RTC based shutdown To the ON/OFF Cleared by FPS0

event register. controller being initiated. Microprocessor
MBATT MBATT_OK
VMB ATTOVL O
clear
Overvoltage
Lockout
RSI Wakeup
WK_RSI
MBATTUVLO Generator
To RTC based shutdown
VMB ATTU VL O
event register.
MBATT DEBOUNCE
Undervoltage Rising/Falling
Lockout RESET_IN 100k
To bias circuits, tD BN C RSI
voltage references, Debounce output during
and timing references POR is low.
RESET_IN GLBLSHDN nRESET_OUT
SFT_RST nRST_IO
WTCHDG nRESET_IN
SHDN RESET Timer
Falling Edge Delay
HRDPO RSO nRSO Reset
Low-Battery Monitor (t R ST_ O)
Button
MBLPD GND
MBLSD
Low-Battery Hysteresis
Register (LBHYST)
RET* MBATTLOW_R MASK OTP_TRSTO[1:0]
LBM
MBATTLOW
Low-Battery DAC Low-Battery DAC
Register (LBDAC) VMON L
MON
LBRSTEN
32K_OK
FPS_RSO
*RET= Rising Edge Trigger
Figure 1. Global Resource Logic

GLOBAL RESOURCES INTERRUPT LOGIC EXAMPLE

MAX77863 VIO
TJALARM1 TJALRM1_R
TJ 100kΩ
RISING EDGE LATCH
CLEARED BY IRQ
TJ120 nIRQ
READING INTERRUPT nIRQ
TJALRM1_IRQ
REGISTER
GLBLM
TJALRM1M
TJALARM2 (INTERRUPT LOGIC) TJALRM2_IRQ IRQ_GLBL

IRQ_GLBLM
MBATTLOW_R (INTERRUPT LOGIC) MBATTLOW_R_IRQ
STEP-DOWN REGULATORS STEP-DOWN REGULATOR POK INTERRUPT LOGIC EXAMPLE

POK_SDx nPOK_SDx PFI_SDx
VSDx GLITCH FILTER
tPOKNFSDx RISING EDGE LATCH
VPOK_SDx CLEARED BY READING
tSS_SDx INTERRUPT REGISTER
tDVS_SDx PFIM_SDx
PFI_SD0_IRQ
SD1 POK (INTERRUPT LOGIC) PFI_SD1_IRQ
SD2 POK (INTERRUPT LOGIC) PFI_SD2_IRQ IRQ_SD
IRQ_SDM
SD3 POK (INTERRUPT LOGIC) PFI_SD3_IRQ
LINEAR REGULATORS LINEAR REGULATOR POK INTERRUPT LOGIC EXAMPLE

nPOK_Lx
VLxx GLITCH RISING EDGE LATCH
FILTER CLEARED BY IRQ_LVL2_Lx
VPOKTHLx tPOKNFLDOx READING INTERRUPT
REGISTER
tSS_Lx IRQ_MSK_Lx
tDVS_Lx POK_Lx
PFI_L0_IRQ
L1 POK (INTERRUPT LOGIC) PFI_L1_IRQ
L2 POK (INTERRUPT LOGIC) PFI_L2_IRQ IRQ_LDO
IRQ_LDOM
LN POK (INTERRUPT LOGIC) PFI_Ln_IRQ
L9 POK (INTERRUPT LOGIC) PFI_L9_IRQ
IRQ_GPIO
GPIO
IRQ_GPIOM
IRQ_RTC
RTC
IRQ_RTCM
IRQ_32K
32KHz OSCILLATOR
IRQ_32KM
IRQ_ONOFF
ON/OFF CONTROLLER
IRQ_ONOFFM
IRQ_NVER
NON-VOLATILE EVENT RECORDER
IRQ_NVERM
Figure 2. Simplified Interrupt, Status, and Mask Logic

nIRQ FROM PMIC

GOES LOW
NORMAL/SLEEP INTERRUPT
START ISR FOR PMIC
PROCESSOR PRIORITY
INTERRUPT
OPERATING STATE DECODER
MASK PMIC GLOBAL INTERRUPT BIT

(GLBLM)
READ IRQTOP REGISTER FROM

PMIC AND KEEP LOCAL COPY
YES READ GLOBAL

IS BIT 7 SET?
INTERRUPTS REGISTER
PROCESS APPROPRIATE
NO
INTERRUPT
YES READ STEP-DOWN

IS BIT 6 SET?
INTERRUPTS REGISTER
PROCESS APPROPRIATE
NO
INTERRUPT
YES READ LDO INTERRUPTS

IS BIT 5 SET?
REGISTER
PROCESS APPROPRIATE
NO
INTERRUPT
YES READ GPIO

IS BIT 4 SET?
INTERRUPTS REGISTER
PROCESS APPROPRIATE
NO
INTERRUPT
YES READ RTC INTERRUPTS

IS BIT 3 SET?
REGISTER
PROCESS APPROPRIATE
NO
INTERRUPT
YES READ 32K INTERRUPTS

IS BIT 2 SET?
REGISTER
PROCESS APPROPRIATE
NO
INTERRUPT
YES READ ON/OFF

IS BIT 1 SET?
INTERRUPTS REGISTER
PROCESS APPROPRIATE
NO INTERRUPT
UN-MASK PMIC GLOBAL INTERRUPT

BIT (GLBLM)
Figure 3. Interrupt Service Routine Example

GLOBAL SHUTDOWN EVENTS WITH SEQUENCED

SHUTDOWN AND AUTOMATIC WAKEUP ARE ANY
OF THE FOLLOWING: ANY STATE
• RSI EVENT (HARDWARE RESET INPUT) GLOBAL SHUTDOWN EVENTS WITH GLOBAL SHUTDOWN EVENTS WITH
• SFT_RST EVENT IF SFT_RST_WK=1 SEQUENCED SHUTDOWN TO THE OFF IMMEDIATE SHUTDOWN TO THE OFF
(SOFTWARE RESET INPUT) STATE ARE ANY OF THE FOLLOWING: STATE ARE ANY OF THE FOLLOWING:
• WATCHDOG TIMER EXPIRE IF WD_RST_WK=1 • VMON<VMONL WHEN MBLPD IS • VMBATT<VMBATTUVLO
• “MANUAL RESET” EVENT IF OTP_MR=1 SET (MAIN-BATTERY UNDERVOLTAGE)
SET WAKEUP (MAIN-BATTERY LOW) • TJ>TJSHDN
FLAG • WATCHDOG TIMER EXPIRE IF (THERMAL OVERLOAD)
WD_RST_WK=0 • SHDN INPUT EVENT
• “MANUAL RESET” EVENT IF
GS_ST0 • VMBATT>VMBATTOVLO
OTP_MR=0
START SEQUENCED (MAIN-BATTERY OVERVOLTAGE)
• SFT_RST EVENT IF
GLOBAL SHUTDOWN SFT_RST_WK=0 • VAVSD>VMBATTOVLO
GLBLSHDN=0 (SOFTWARE RESET INPUT) (STEP-DOWN INPUT
RESET=0 • PWR_OFF=1 OVERVOLTAGE)
ALL OTHER CASES EXCEPT

PWR_OFF=1 & SFT_RST=0
GS_ST1
TURN OFF ALL REGULATORS THAT ARE NOT ASSIGNED TO
NOTE THAT THIS IS NOT RESET,
FPS0 OR FPS1. GS_ST10
IT IS FORCE OFF.
• SDx = OFF IF FPSSRCx1=1 TURN OFF ALL REGULATORS IMMEDIATELY
• LDOx = OFF IF FPSSRCx1=1 (I.E., NO SEQUENCE SHUTDOWN)
GLBLSHDN=1 GLBLSHDN=1
RESET=0 RESET=1
FPS0 HAS NOT REACHED ITS

8th POWER DOWN EVENT. GS_ST2
INITIATE THE FPS0 AND FPS1 POWER DOWN EVENT.
GLBLSHDN=1
RESET=0
FPS0 HAS REACHED ITS 8th POWER DOWN EVENT.
GS_ST3
30ms DELAY
GLBLSHDN=1
RESET=0
ALL OTHER CASES EXCEPT PWR_OFF=1 & SFT_RST=0

IF WAKEUP FLAG IS SET AND GLOBAL GS_ST4
SHUTDOWN EVENT IS FINISHED RESET ALL “GLOBAL SHUTDOWN” REGISTERS
GLBLSHDN=1
GS_ST5 RESET=1
GS_ST9
100ms DELAY AND
PWR_OFF=0
CLEAR WAKEUP FLASH
GLBLSHDN=0
RESET=0
IF WAKEUP FLAG IS CLEAR AND GLOBAL
GS_ST6 SHUTDOWN EVENT IS FINISHED
GENERATE WAKE UP EVENT
GLBLSHDN=0
RESET=0
GS_ST7 GS_ST8
AWAKE STATE (i.e. NORMAL) DEFAULT STATE (i.e. OFF AND WAITING FOR A WAKEUP EVENT)
GLBLSHDN=0 GLBLSHDN=0
RESET=0 RESET=0
Figure 4. Global Shutdown State Diagram

SEQUENCED GLOBAL SHUTDOWN CONTROL (LDOx) SEQUENCED GLOBAL SHUTDOWN CONTROL (SDx)
FPSSRC_Lx1 FPSSRC_SDx1
OFFLDOx OFFSDx
GLBLSHDN GLBLSHDN
LDOx SDx
FPS0 FPS0
(LDO0 THROUGH FPS1 FPS1 (SD0 THROUGH
LDO8) FPS2 FPS2 SD3)
RESET RESET
SEQUENCED GLOBAL SHUTDOWN CONTROL (GPIOx)

GLOBAL RESET GPIOx
RESOURCES
GLBLSHDN RSTGPIOx
(GPIO0, GPIO4
THROUGH GPIO7)
RTC
SEQUENCED GLOBAL SHUTDOWN CONTROL (GPIOy)
AME x
GLBLSHDN RSTGPIOy
GPIOy
I2C INTERFACE RESET
(GPIO1, GPIO2,
FPS0
GPIO3)
FPS1
FPS2
ON/ OFF
CONTROLLER
AND FLEXI BLE
RESET
POWER
SEQUENCER
RSI
FPS0 RESET I/O
FPS1
FPS2
Figure 5. Simplified Logic for Global Shutdown

GLOBAL SHUTDOWN EVENT WITH SEQUENCED SHUTDOW N AND AUTOMATIC WAKEUP:

GS_ST1 GS_ST2 GS_ST3 GS_ST4 GS_ST5 GS_ST6 GS_ST7
SFT_RST
SFT_RST_W K = 1
RESET LATCH
(INTERNAL SIGNAL)
tDGSD (1ns) tDGSDRSTCLR
GLBLSHDN
(INTERNAL
SIGNAL)
tFPSDON
FPS1
(INTERNAL
SIGNAL)
tFPSDON
FPS0
(INTERNAL
SIGNAL)
tDGSD30ms tDGSD100msA
DELAY
(INTERNAL 30ms 100ms
SIGNAL)
tDGSDRST
RESET
(INTERNAL
SIGNAL)
tDGSD100msB
WAKE
(INTERNAL
SIGNAL)
tDGSWK
GLOBAL SHUTDOWN EVENT WITH SEQUENCED SHUTDOW N TO THE OFF STATE:

GS_ST1 GS_ST2 GS_ST3 GS_ST4 GS_ST8
SFT_RST
SFT_RST_W K = 0
RESET LATCH
(INTERNAL
SIGNAL)
tDGSD (1ns) tDGSDCLR
GLBLSHDN
(INTERNAL
SIGNAL)
tFPSDON
FPS1
(INTERNAL
SIGNAL)
FPS0
(INTERNAL
SIGNAL)
tDGSD30ms
DELAY
(INTERNAL 30ms
SIGNAL)
tDGSDRST
RESET
(INTERNAL
SIGNAL)
WAKE
(INTERNAL
SIGNAL)
Figure 6. Simplified Timing Diagram for Global Shutdown

GLOBAL SHUTDOWN EVENT WITH IMMEDIATE SHUTDOWN TO THE OFF STATE:
GS_ST4 GS_ST8
SHDN
ACTIVE HIGH
RESET LATCH
(INTERNAL SIGNAL)
tDGSD (1ns) tDGSDCLR
GLBLSHDN
(INTERNAL SIGNAL)
tFPSDON
FPS1
(INTERNAL SIGNAL)
FPS0
(INTERNAL SIGNAL)
DELAY
(INTERNAL SIGNAL)
tDGSD (1ns) tDGSDRSTCLR
RESET
(INTERNAL SIGNAL)
WAKE
(INTERNAL SIGNAL)
Figure 7. Simplified Timing Diagram for Global Shutdown
GPIO0 IS MASK ED FROM THE

GLOBAL LOW-POWER MODE
CONTROL BUS W ITH AME0 = 0
GPIO0
GPIO0 LPM_BUS = 1 → LOW-POWER MODE
LOGIC
LPM_BUS = 0 → NORMAL-POWER MODE
GLBL_LPM LPM_BUS
EN1
RSO EN1_LP M LDOx SDx 32kHz

(LDO0 to LDO8) (SD0 to SD3) OSCILLATOR
nSLP_LPM_MSK
PWR_MD_Lx[1:0]
CLEAR
PWR_MD_SDx[1:0]
OFF PWR_MD_32K[1:0]
Figure 8. Simplified Logic for Global Low-Power Mode

Step-Down Regulators ●● Dynamically programmable output voltage
The IC features four ultra-low IQ step-down regulators ●● Programmable output voltage slew rate during
(SD0, SD1, SD2, SD3). Table 1 summarizes the basic dynamic voltage changes.
characteristics of the step-down regulators in addition to ●● Low-power mode Increases light-load efficiency
the other regulators on the device. Figure 40 shows the
external component values for the step-down regulators. ●● Forced PWM operation selectable through serial
Figure 2 shows a Simplified Functional Diagram of the interface
step-down regulators. ●● Remote output voltage sensing (SD0, SD1)
In normal operation, these step-down regulators consume ●● ±1% steady-state accuracy and ±5% transient
only 16µA of quiescent current except for SD0 which accuracy (SD0, SD1)
consumes 32µA. In standby mode, the quiescent current ●● Power-OK interrupt
is reduced to 5µA per step-down regulator, with reduced
load capability (10µA for SD0). Each step-down regulator ●● Soft-start into prebiased output
can be independently put into standby mode by writing a Efficiency
bit in a control register. The typical efficiencies for the IC step-down regulators
Each step-down regulator features internal feedback, are shown in the Typical Operating Characteristics sec-
minimizing external component count by allowing all tion. Note that the inductors used to get the efficiency
step-down regulator output voltages to be programmed shown are physically small and therefore the ESR is high.
through the serial interface. A 4.4MHz switching Physically larger inductors achieve efficiencies that are 1
frequency minimizes the external component size. All to 3% higher than what is shown.
step-down regulators feature dynamic voltage scaling
(DVS) through the I2C serial interface. Additionally, all Step-Down Regulator
step-down regulators automatically transition from PFM to Input Voltage Range
PWM operation (FPWM_SDx = 0). Forced PWM opera- All step-down regulators share a single analog power
tion can be independently enabled for each step-down input (AVSD). Additionally, each step-down regulator has
regulator by setting FPWM_SDx. a dedicated power input that is connected to the source
of its high-side p-channel MOSFET (INy_SDx) as shown
SD1 and SD3 switching is interleaved to minimize the
in the Simplified Functional Diagram. All INy_SDx pins
input capacitance requirement. Each phase of SD0 are
and AVSD must be connected together. For applications
also interleaved. SD2 switching is independent of the
with 1s battery configurations, typically AVSD, INY_SDx,
other step-down regulators
MBATT, and MON are connected together (Figure 40).
Features For applications with 2s (or higher) battery configurations,
●● 16µA quiescent current in normal mode INy_SDx and AVSD can be connected to an external
(SD1, SD2, SD3) step-down regulator as shown in Figure 41.
●● 25µA quiescent current in normal mode (SD0) The valid operating input voltage range for AVSD and
INy_SDx is 2.6V to 5.5V. AVSD undervoltage lockout
●● 5µA quiescent current in low-power mode
(UVLO) and AVSD overvoltage lockout (OVLO) compara-
(SD1, SD2, SD3)
tors force the MAX77863 step-down regulators off when
●● 10µA quiescent current in low-power mode (SD0) the supply voltage (VAVSD) is not within the acceptable
●● Four step-down regulators window of operation (2.6V to 5.5V). See Figure 1 and the
• SD0: 6.0A continuous, 8.0A peak Voltage Monitors section for more information.
• SD1: 3.0A SD0 is capable of operating across the full AVSD and
• SD2: 2.0A INy_SDx range of 2.6V to 5.5V. The peak output current
• SD3: 2.0A of 8.0A is guaranteed only for AVSD and INy_SDx greater
than 3.0V. From 2.6V to 3.0V, the rated output current
●● 100% duty-cycle operation for SD2 and SD3
derates to 6.0A.
●● No external MOSFETs, synchronous rectifiers, or
current sense resistors are required

Buck Regulator Control Scheme begin again due to a fixed-frequency clock pulse. The
The step-down converter uses a PWM peak current-mode controller’s compensation components and current-sense
control scheme with a high-gain architecture. Peak cur- circuits are integrated. This reduces the risk of routing
rent mode control provides precise control of the inductor sensitive control signals on the PCB. A high-gain architec-
current on a cycle-by-cycle basis and inherent compensa- ture is present in the controller design. The feedback uses
tion for supply voltage variation. On-times (MOSFET Q1 an integrator to eliminate steady-state output voltage error
on) are started by a fixed-frequency clock and terminated while the converter is conducting heavy loads.
by a PWM comparator. See Figure 9. When an on-time Step-Down Regulator Power Modes
ends (starting an off-time) current conducts through the
Step-down regulators and linear regulators have very
low-side MOSFET (Q2 on). Shoot-through current from
similar power mode controls. Each step-down regulator
IN_SDx to PG_SDx is avoided by introducing a brief peri-
is independently controlled with PWR_MD_SDx[1:0] and
od of dead time between switching events when neither
each linear regulator is independently controlled with
MOSFET is on. Inductor current conducts through Q2’s
PWR_MD_Lx[1:0] (see the Linear Regulator section for
intrinsic body diode during dead time. The PWM compar-
more information). In addition, to enable and disable con-
ator regulates VOUT by controlling duty cycle. The nega-
trol, each step-down regulator has a special low-power
tive input of the PWM comparator is a voltage proportional
mode that reduced the quiescent current to 5µA for SD1-
to the actual output voltage error. The positive input is the
SD2 and 10µA for SD0. In low-power mode, each regula-
sum of the current-sense signal through MOSFET Q1 and
tor supports a load of up to 5mA (IMAX_SDx). Remote
a slope-compensation ramp. The PWM comparator ends
output voltage sensing (ROVS) is disabled in low-power
an on-time when the error voltage becomes less than
mode and the load regulation performance degrades pro-
the slope-compensated current-sense signal. On-times
portionally with the reduced load current.
IN_SDx
SCL
SDA I2C INTERFACE

+
Σ
SDx REFERENCE/REMOTE + ILX-PEAK
SENSE
REGISTERS & SLOPE COMPENSATION LIM
CONTROL
SOFT-START RAMP
Q1
S Q
LXx
LOGIC
Q2
PWM R Q
gm
OUT/FB
RCOMP
CCOMP
LIM
POK_SDx ILX-VALLEY
GS PG_SDx
Figure 9. Buck Control Scheme Diagram

Several usage options are available for low-power mode. Soft-Start
To force individual regulators to low-power mode, set The step-down regulators have an OTP programmable
PWR_MD_SDx to 0b10. To force a group of regulators (OTP_SD_SS) soft-start rate of either 25mV/µs or 12.5mV/
to enter and exit low-power mode in unison, set their µs. The controlled soft-start rate and the step-down
individual PWR_MD_SDx_ bits to 0b10. When set for this regulator current limit (ILIMP) limit the input inrush cur-
“group and/or dynamic” low-power mode, the low-power rent to the output capacitor (IINRUSH). IINRUSH = min
mode is enabled when the global low-power mode signal (ILIMP & COUT x dV/dt). Note that the input current on the
is high. The global low-power mode signal is driven by step-down converter is lower than the inrush current to
the GLBL_LPM bit or though GPIO0 (see the Global Low- the output capacitor by the ratio of output to input voltage.
Power Mode section for more information).
The step-down regulators support starting into a pre-
When a step-down regulator is configured to be part of biased output. For example, if the output capacitor has an
a flexible power sequence (FPSSRC_SDx), the power initial voltage of 0.4V when the regulator is enabled, the
mode bits (PWR_MD_SDx) are still used to configure regulator gracefully increases the capacitor voltage to the
low-power mode and normal-power mode, but the flexible required target voltage such as 1.2V. This is unlike other
power sequencer itself controls weather the regulator regulators without the start into prebias feature where
is enabled or disabled. See the Step-Down Regulator they may force the output capacitor voltage to 0V before
Configuration—Register 1 table for complete information the soft-start ramp begins.
on PWR_MD_SDx[1:0] bit descriptions. During the soft-start period, the POK comparator is
SD0 is unique in that it has a hardware enable pin called masked to prevent false POK interrupts.
EN2. When EN2 is high, SD0 is enabled. See the Step-Down
Example 4: What is the inrush current when starting SD0
Regulator Configuration—Register 1 table for PWR_MD_
with an output capacitance (COUT) of 100µF?
SDx[1:0] bit descriptions and Table 9 for the full details.
●● IINRUSH = min(ILIMP and COUT x dV/dt)
Output Voltage Settings
●● SD0 is a two-phase regulator with a high PMOS
SD2 and SD3 are independently programmable from current limit (ILIMPP_HIGH0) of 4.4A per phase. For
0.6V to 3.3875V in 12.5mV increments. SD0 is program- ILIMP in the above equation we use 2 x 4.4A = 8.8A.
mable from 0.6V to 1.4V in 12.5mV increments. SD1 is
programmable from 0.6V to 1.55V in 12.5mV increments. ●● SD0 has a typical soft-start rate (dV/dt_SS_SD0) of
The main target voltage registers are programmed with 25mV/µs when OTP_SD_SS = 1. For dV/dt in the
VSDx[7:0]. The DVS registers for SD0 and SD1 are pro- above equation we use 25mV/µs.
grammed with VDVSSDx[7:0]. ●● IINRUSH = min (8.8A & 100µF x 25mV/µs)
Output Current ●● IINRUSH = min (8.8A and 2.5A)
The output current rating of each step-down regulator are ●● IINRUSH = 2.5A
slightly conservative numbers based on the typical appli- Example 5: What is the inrush current when starting SD1
cation for the devices: with an output capacitance (COUT) of 20µF?
●● SD0: 6.0A continous, 8.0A peak ●● IINRUSH = min (ILIMP and COUT x dV/dt)
●● SD1: 3.0A ●● SD1 is a single-phase regulator with a high PMOS
●● SD2: 2.0A current limit (ILIMPP_HIGH1) of 3.75A per phase. For
ILIMP in the above equation we use 3.75A.
●● SD3: 2.0A
●● SD1 has a typical soft-start rate (dV/dt_SS_SD1) of
These output current ratings vary with output voltage set-
25mV/µs when OTP_SD_SS = 1. For dV/dt in the
ting, inductor, switching frequency, and device current limits.
above equation we use 25mV/µs.
●● IINRUSH = min (3.75A and 20µF x 25mV/µs)
●● IINRUSH = min (3.75A and 0.5A)
●● IINRUSH = 0.5A

Example 6: What is the inrush current when starting SD3 During a DVS transition, the regulators output current
with an output capacitance (COUT) of 200µF? increases by COUT x dV/dt. In the event that the load
●● IINRUSH = min (ILIMP and COUT x dV/dt) current plus the additional current imposed by the DVS
transition reach the regulator’s current limit, the current
●● SD3 is a single-phase regulator with a typical PMOS limit is enforced. When the current limit is enforced, the
current limit (ILIMPP3) of 1.8A per phase. For ILIMP in advertised DVS transition rate (dV/dt) does not occur.
the above equation we use 1.8A.
The POK comparator is masked to prevent false POK
●● SD3 has a typical soft-start rate (dV/dt_SS_SD3) interrupts during the DVS period.
of 25mV/µs with OTP_SD_SS = 1. For dV/dt in the
above equation we use 25mV/µs. Remote Output Voltage Sensing (ROVS)
●● IINRUSH = min (3.0A and 200µF x 25mV/µs) SD0 and SD1 feature remote output voltage sensing
(ROVS) for improved output voltage accuracy. The SNSN
●● IINRUSH = min (3.0A and 5.0A)
and SNSP inputs connect directly across the load, with
●● IINRUSH = 3.0A the SNSN pin connected to a quiet analog ground near
Dynamic Voltage Scaling the load, and SNSP connected directly to the load’s
power input. The ROVS can be independently disabled
All step-down regulators feature dynamic voltage scaling
through software order to reduce quiescent current
(DVS). DVS allows the system controller to issue a new
consumption (ROVS_EN_SDx). When SD0 or SD1 is
output voltage request to a regulator without managing
placed in low-power mode, the ROVS is automatically
the output voltage slew rate of that regulator. In other
disabled. Although the ROVS is automatically disabled,
words, the system controller may change a regulator out-
the ROVS_EN_SDx bits are not automatically cleared.
put voltage from 0.8V to 1.1V by writing the target voltage
If ROVS_EN_SDx is set when SDx enters normal-power
register to 1.1V. The DVS function then ramps the output
mode, the ROVS feature is automatically re-enabled.
voltage in a controlled manner to the new target voltage.
DVS for all step-down regulators is achieved through the Out-of-Phase Switching
I2C interface. Additionally, GPIO5 can control DVS for The IC has five step-down converter power stages.
SD0. Similarly, GPIO6 can control DVS for SD1. To control Enabling the high-side switches of each power stages
DVS for SD0 or SD1 through GPIO5 or GPIO6, the GPIO on alternate clock edges (i.e., out-of-phase) minimizes
must be set in its alternative mode (AME5 = 1 or AME6 input current ripple, thus reducing the input capacitance
= 1). When in their alternative mode, DIRx determines required. Table 3 shows how the IC step-down converter
whether the GPIO input is active high or active low. With power stages are assigned to alternate phases of the
the GPIO input active, the step-down regulator’s target step-down converter’s master clock.
voltage is set by VDVSSDx. With the GPIO input inactive,
the step-down regulator’s target voltage is set by VSDx.
SKIP/FPWM Operation
In the normal IC operating state, all step-down regulators
The rising and falling slew-rate during DVS is adjustable
automatically transition between skip mode and fixed-
with SR_SDx[1:0] and nFSRAD_SDx. The typical use
frequency operation as load current varies (i.e., skip
case for SR_SDx[1:0] and nFSRAD_SDx bits is to set
mode with low load current and fixed-frequency with
them to the desired value during system initialization and
high load current). For operating modes where lowest
then leave them that way during the normal operation
output ripple is required at low load currents, forced PWM
of the system. These bits should not be changed while
switching behavior can be independently enabled by
their associated step-down regulators are in the middle
setting FPWM_SDx. Note that forcing PWM behavior at
of an output voltage slew-rate event. When determining
light loads decreases the regulator efficiency.
the ideal settings for these bits, consider the required
transition time, the output capacitance on the regulator, Table 3. Out-of-Phase Switching Details
the regulator output current needed to slew that output
capacitance at the designated rate, and required input HIGH-SIDE SWITCH ENABLE SIGNAL
current. In general, larger output capacitances should use RISING EDGE FALLING EDGE
slower transition rates.
SD0A, SD1 SD2, SD3, SD0B

Power-OK Comparators for Input Capacitor Selection
Step-Down Regulators The input capacitor in a step-down converter reduces
Each step-down regulator includes a power-OK (POK) current peaks drawn from the power source and reduces
comparator. The POK comparator signals (nPOK_SDx) switching noise in the controller. The impedance of the
indicate when each output has lost regulation (i.e., the input capacitor at the switching frequency must be less
output voltage is below VPOK_SDx). The POK signal has than that of the source impedance of the supply so that
a noise immunity filter (tPOKNFSD). The POK comparator high-frequency switching currents do not pass through
is also masked during the soft-start time and during the the input source.
DVS time to prevent false POK interrupts. The step-down regulator power inputs are critical dis-
When any of the POK signals (nPOK_Lx) go high, a continuous current paths that require careful bypassing.
maskable interrupt is generated. POK is the only interrupt In the PCB layout, place the step-down regulator input
available for the IC step-down regulators. The block level bypass capacitors as close as possible to each pair of
step-down interrupt register is IRQSD and the top level switching regulator power input pins (IN_SDx to PG_SDx)
LDO interrupt is IRQ_SD. See the Status and Interrupts on the same side of the PCB as the IC (i.e., don’t make
section for more information. input capacitor connections through vias).
Inductor Selection The input capacitor must meet the input ripple cur-
rent requirement imposed by the step-down converter.
Choose the step-down regulator inductance to be 1.0μH
Ceramic capacitors are preferred due to their low ESR
for all step-down regulators as shown in Figure 40 and
and resilience to power-up surge currents. Choose the
Figure 41. The IC works well with physically small induc-
input capacitor so that its temperature rise due to input
tors, however, care must be taken when choosing the
ripple current does not exceed about +10°C. For a step-
proper inductor saturation current and equivalent series
down DC-DC converter, the maximum input ripple current
resistance (ESR).
is half of the output current. This maximum input ripple
The minimum recommended saturation current require- current occurs when the step-down converter operates at
ment is 600mA, however, typical applications require- 50% duty factor (VIN = 2 x VOUT).
larger saturation current to support their loads. The
Bypass each step-down regulator input with a 4.7μF or
peak-to-peak inductor ripple current (IP-P) during PWM
2.2μF ceramic capacitor from IN_SDx to PG_SDx as
operation is calculated as shown in Equation 1. The
shown in Figure 40 and Figure 41. Use capacitors that
inductor’s peak ripple current (IL-PEAK) due to the load
maintain their capacitance over temperature and DC
(ILOAD) is shown in Equation 2. A well-designed system
bias. Ceramic capacitors with an X7R or X5R tempera-
need only have an inductor saturation current of IL-PEAK.
ture characteristic generally perform well. The capacitor
Note that is some cases, the maximum expected system
voltage rating should be 6.3V or greater.
current can occur based on the step-down regulator
startup, dynamic voltage slew-rate, or output short circuit. Output Capacitor Selection
Equation 1. Inductor Peak-to-Peak Ripple Current The step-down regulator output capacitance keeps output
ripple small and ensures control loop stability. The output
VOUT ( VIN − VOUT )
IP−P = capacitor must have low impedance at the switching
VIN × f SW × L frequency. Ceramic capacitors are recommended due
to their low equivalent series resistance (ESR) and good
Equation 2. Inductor Peak Ripple Current frequency response impedance. The required output
I capacitance for each of the IC step-down regulators are
= ILOAD + P−P
IL −PEAK shown in their respective Electrical Characteristics tables
2
(COSDx). The typical value shown corresponds to the
Reduce the inductor’s series resistance for maximum capacitors nominal output capacitance. The minimum
efficiency. For designs that require a small solution size, value shown corresponds to the output capacitance that
the step-down regulators tolerate relatively high series is required for stability.
resistance (~100mΩ). Using an inductor with high series As the case sizes of ceramic surface-mount capacitors
resistance reduces the overall efficiency of the buck and decrease, their capacitance vs. DC bias voltage char-
causes additional thermal dissipation. acteristic becomes poor. Due to this characteristic, it is

possible for 0805 capacitors to perform well while 0603 Linear Regulator
capacitors of the same value might not. The nominal out- The IC has nine linear regulators (LDOs).
put capacitor requirement for the IC is shown in the “typi- Table 1 summarizes the basic characteristics of the linear
cal” value of the Electrical Characteristics table; however, regulators in addition to the other regulators on the device.
after their DC bias voltage derating, the output capaci- Figure 40 shows the external component values for the
tance must have at least the “minimum” value shown in linear regulators. Figure 2 shows a Simplified Functional
the Electrical Characteristics table. Diagram of the entire device including the linear regula-
In applications where the parasitic impedance between tors. Figure 10 shows a more detailed functional diagram
the step-down regulator’s local output capacitance and its of just linear regulators. The nine LDOs of the MAX77863
point-of-load (POL) input capacitor is small (i.e., <10mΩ), are derived of five basic topologies as shown in Table 5.
the POL’s input capacitor contributes to the step-down The four NMOS regulators are capless designs that are
regulator’s stability. This means that with respect to SD2’s stable with or without an output decoupling capacitor.
output capacitor, it is possible to use one local 10µF Additionally, the PMOS regulators have adjustable com-
output capacitor and one 10µF POL input capacitor pensation that allows for the use of remote output capaci-
to satisfy the typical 20µF requirement for SD2 output tors.
capacitance.
All regulators can be operated in low-power mode, where
Active-Discharge Resistors the no load quiescent current drops to 1.5µA. In low-pow-
Each step-down regulator has an active-discharge resis- er mode, each output supports a maximum load of 5mA.
tor feature that can be enabled/disabled with nADE_ All regulators have an output voltage power-OK interrupt
SDx_. Enabling the active discharge feature helps ensure signal that is integrated into the IC interrupt architecture.
a complete and timely power down of all system peripher-
als. The default condition of the active-discharge resistor Features
feature is enabled such that whenever VMBATT is below ●● Nine Linear Regulators
VMBATTUVLO all regulators are disabled with their active- ●● General Performance
discharge resistors turned on. When VMBATT is less than • ±3% Output Accuracy Over Load/Line/Temperature
1.0V, the NMOS transistors that control the active-dis- • 50mV Drop-Out at Full Load
charge resistors lose their gate drive and become open.
• 70dB PSRR at 10kHz
SD3 Default Voltage (D_SD3) • 1.5µA Low-Power Mode
The default output voltage of SD3 is pin programmable • Short-Circuit and Thermal-Overload Protection
with the D_SD3 tri-level logic input. As shown in Table • Dynamically Programmable Output Voltage
4, it programs either 1.2V, 1.35V, or a factory OTP • Power-OK Interrupt
setting. The logic level of D_SD3 is latched each time • Programmable Soft-Start Rate: 100mV/µs or
the MBATT voltage rises above the main-battery under- 5mV/µs
voltage-lockout threshold (VMBATT > VMBATTUVLO). The • Soft-Start into Pre-Biased Output
time required for the D_SD3 to latch in the correct logic ●● Four N-Channel Regulators (LDO0/1/7/8)
state is tDSD3LTCH. Changes to D_SD3 after the logic • 0.8V to 5.5V Input Range
level is latched have no effect.
• 29µA Quiescent Supply Current
• No Output Capacitor Required in Normal Operating
Table 4. D_SD3 Logic Mode (Cap Required for Low-Power Mode)
D_SD3 LOGIC LEVEL SD3 DEFAULT VOLTAGE ●● Five Standard P-Channel Regulators (LDO2/3/4/5/6)
MBATT (logic high) 1.35V • 1.7V to 5.5V Input Range
• 20µA Quiescent Supply Current
Unconnected Factory OTP setting such as 1.5V
• Remote Capacitor Design with Register Adjustable
GND (logic low) 1.2V Compensation to Optimize Transient Performance

Basic LDO Topologies
The nine LDOs of the IC are derived of five basic topolo- IN_LDO2
gies as shown in Table 5. LOCAL
GLOBAL
The PMOS regulators (PDRVx) operate and draw power BIAS
LDO LDO2
OUT_LDO2
BIAS 150mA
from their power inputs (IN_LDOxx), which have a PMOS
minimum operating supply voltage of 1.7V (VIN_LDOx).
The control registers and some input circuitry operate IN_LDO0-1
MBATT
from the main system supply (MBATT) and hold their
contents when the regulator input voltage (VIN_LDOx) LDO0
OUT_LDO0
drops to 0V. 150mA
NMOS
The NMOS regulators (NDRVx) gate drive operates from
the main system supply (MBATT), while the load current
MBATT
is provided by the regulator input (IN_LDOxx). The input
voltage (VIN_LDOx) for the NMOS regulators extends LDO1
OUT_LDO1
down to 0.8V. To provide adequate gate drive for the FPS 150mA
NMOS
NMOS output device, the NMOS output voltage should
be more than 1.5V lower than the main system supply IN_LDO3-5
voltage (VMBATT). The control registers are also powered
from MBATT. LDO3
OUT_LDO3
300mA
NMOS regulators work into dropout with the VIN_LDOx to PMOS
VOUT_LDOx voltage determined by ILOAD x RDO where
RDO is the dropout resistance (typically 200mΩ). As drop-
out voltage decreases (by reducing load) below 0.3V, the
PSRR and load regulation degrades. LDO5
OUT_LDO5
150mA
All PMOS regulators are compensated at their output PMOS
and require a remote output capacitance large enough
IN_LDO4-6
to prevent oscillation, as specified in the Electrical
Characteristics table (COUTx). The NMOS regulators are LDO4
OUT_LDO4
internally compensated, but an additional output capacitor 150mA
can be added to improve immunity to high-frequency PMOS
noise and allow stable low-power mode operation.
Table 5. Basic LDO Topologies LDO6

OUT_LDO6
150mA
NAME DESCRIPTION LDO PMOS
Power device: PMOS LDO2, LDO4, LDO5, IN_LDO7-8

PDRV1 MBATT
Output current: 150mA LDO6
Power device: PMOS LDO7
OUT_LDO7
PDRV2 LDO3 450mA
Output current: 300mA NMOS
Power device: NMOS
NDRV1 LDO0, LDO1
Output current: 150mA MBATT
Power device: NMOS
NDRV2 LDO8 LDO8
Output current: 300mA 300mA
OUT_LDO8
Power device: NMOS I2C and IRQ NMOS

NDRV3 LDO7
Output current: 450mA
Figure 10. Linear Regulator Functional Diagram

LDO Power Modes the regulator gracefully increases the capacitor voltage
Linear regulators and step-down regulators have very to the required target voltage such as 1.2V. This is unlike
similar power mode controls. Each linear regulator is other regulators without the start into prebias feature
independently controlled with PWR_MD_Lx[1:0] and where they can force the output capacitor voltage to 0V
each step-down regulator is independently controlled with before the soft-start ramp begins.
PWR_MD_SDx[1:0] (see the Dynamic Voltage Scaling During a soft-start event or a DVS transition, the regula-
section for more information about step-down regulators). tors output current increases by COUT x dV/dt. In the
In addition, to enable and disable control each linear event that the load current, plus the additional current
regulator has a special low-power mode that reduced imposed by the soft-start or DVS transition, reach the
the quiescent current to 1.5µA. In low-power mode, each regulator’s current limit, the current limit is enforced.
regulator supports a load of up to 5mA (IMAXxx). The When the current limit is enforced, the advertised transi-
load regulation performance degrades proportionally with tion rate (dV/dt) does not occur.
the reduced load current.
Power-OK Comparators for
Several usage options are available for low-power mode. Linear Regulators
To force individual regulators to low-power mode, set
Each linear regulator includes a power-OK (POK) com-
PWR_MD_Lx to 0b10. To force a group of regulators
parator. The POK comparator signals (POK_Lx) indicate
to enter and exit low-power mode in unison, set their
when each output has lost regulation (i.e., the output
individual PWR_MD_Lx_ bits to 0b10. When set for this
voltage is below VPOKTHL). The POK signal has a 25µs
“group and/or dynamic” low-power mode, the low-power
noise immunity filter (tPOKNFLDO).
mode is enabled when the global low-power mode signal
is high. The global low-power mode signal is driven by When any of the POK signals (POK_Lx) go low, a mask-
the GLBL_LPM bit or through a GPIO0 (see the Global able interrupt is generated. POK is the only interrupt
Low-Power Mode section for more information). available for the MAX77863 LDOs. The block level LDO
interrupt register is IRQ_LVL2_Lx and the top level LDO
When a linear regulator is configured to be part of a flex-
interrupt is IRQ_LDO. See the Status and Interrupts
ible power sequence (FPSSRC_Lx), the power mode
section for more information.
bits (PWR_MD_Lx) are still used to configure low-power
mode and normal-power mode, but the flexible power Active-Discharge Resistors
sequencer itself controls weather the regulator is enabled Each linear regulator has an active-discharge resistor
or disabled. See the PWR_MD_Lx[1:0] bit descriptions feature that can be enabled/disabled with ADE_Lx_.
for complete information. Enabling the active discharge feature helps ensure a
Soft-Start and complete and timely power down of all system peripher-
Dynamic Voltage Scaling als. The default condition of the active-discharge resistor
feature is enabled such that whenever VMBATT is below
The linear regulators have a programmable soft-start rate.
VMBATTUVLO all regulators are disabled with their active-
When a linear regulator is enabled, the output voltage
discharge resistors turned on. When VMBATT is less than
ramps to its final voltage at a slew rate of either 5mV/µs
1.0V, the NMOS transistors that control the active-dis-
or 100mV/µs, depending on the state of the SS_Lx bit.
charge resistors lose their gate drive and become open.
The 5mV/µs ramp rate limits the input inrush current to
around 10mA on a 300mA regulator with a 2.2µF output Overvoltage Clamp
capacitor and no load. The 100mV/µs ramp rate results Each LDO has an overvoltage clamp that allows it to
in a 200mA inrush current on a 300mA regulator with a sink current when the output voltage is above its target
2.2µF output capacitor and no load, but achieves regula- voltage. This overvoltage clamp for a given LDO is
tion within 50µs. The soft-start ramp rate is also the rate of disabled when that LDO is in low-power mode. If an
change at the output when changing dynamically between LDO is in normal-power mode, then the overvoltage
two output voltages while enabled (dynamic voltage scal- clamp is enabled/disabled with OVCLMP_EN_Lx (default
ing: DVS). enabled). The following bulleted list briefly describes
The LDO soft-start circuitry supports starting into a three typical application scenarios that pertain to the
prebiased output. For example, if the output capacitor has overvoltage clamp.
an initial voltage of 0.4V when the regulator is enabled,

Typical application scenarios for the overvoltage clamp: designing the PCB and placing the output capacitor. The
●● LDOs Load Leaking Current into the LDOs Output: default compensation is factory programmable; addition-
Some LDO loads leak current into an LDO output ally, the compensation is register adjustable when the
during certain operating modes. This is typically seen LDO is off. For each LDOs output capacitor recommen-
with microprocessor loads. For example, a micropro- dation (COUTx) see Table 1.
cessor with 3.3V, 2.5V, 1.8V, and 1.0V supply rails In many LDO designs, there is little-to-no flexibility in
is running in standby mode. In this mode, the higher the physical placement of the output capacitor on the
voltage rails can leak currents of several milliamps PCB. However, the LDO implementation within the IC
into the lower voltage rails. If the 1.0V rail is supplied provides adjustable compensation for the P-channel
by an LDO, the LDO output voltage rises based on the LDOs. This adjustable compensation allows flexibility
amount of leakage current. With the LDO overvoltage in the placement of the output capacitor on the PCB,
clamp enabled, when the output voltage rises above however, as the output capacitor is placed farther from
its target regulation voltage, the overvoltage clamp the device, slower compensation values are required
sinks current from the output capacitor, which brings to maintain stability; these slower compensation values
the output voltage back within regulation. decrease performances.
●● Negative Load Transient to 0A: When the LDO load For optimum p-channel LDO performance, place the
current quickly ramps to 0A (i.e., 300mA to 0A load output capacitor as close to the LDO output as possible
transient with 1µs transition time), the output voltage and program COMP_Lx = 0b00. In situations where the
can overshoot (i.e., sore). Since the LDO cannot turn full LDO performance is not required, the output capacitor
off its pass device with an intently fast load transition, can be place farther away from the LDO output with slow-
the LDO output voltage overshoots. In this instance, er compensation values. This option becomes especially
when the output voltage sores above target regulation useful when the LDO output capacitor can be eliminated
voltage, the overvoltage clamp sinks current from the and the load’s local input capacitor becomes the only
output capacitor, which brings the output voltage back capacitance on the LDO output node. See the COMP_Lx
within regulation. bit descriptions for more information.
●● Negative Dynamic Voltage Transition: When the LDO Warning: The COMP_Lx bits should only be changed
output target voltage is decreased (i.e., 1.2V to 0.8V) when the LDO is disabled. If the compensation bits are
when the system loading is light, the energy in the changed when the LDO is enabled, the output voltage
output capacitor tends to hold the output voltage up. glitches as the compensation changes.
When the output voltage is above its target regulation
voltage, the overvoltage clamp sinks current from the N-Channel Linear Regulator
output capacitor, which brings the output voltage back Output Capacitor
within regulation. N-channel LDOs (NDRVx as shown in Table 5) techni-
cally do not require any output capacitor to maintain sta-
Output Capacitor Selection ble output voltage regulation if they are in normal mode
The output capacitor selection differs slightly between a (i.e., they can be capless). However, an n-channel LDO
P-channel and an N-channel LDO. does require an output capacitor to maintain stable output
voltage regulation in low-power mode. In either mode
P-Channel Linear Regulator (normal or low-power) the LDO performs best with an
Output Capacitor output capacitor (COUTx) as recommended in Table 1.
P-channel LDOs (PDRx as shown in Table 5) require an
Note that the COMP_Lx[1:0] bits for n-channel LDOs
output capacitor to maintain stable output voltage regula-
must be set to 0b00.
tion. Adjustable compensation allows for flexibility when

BIAS programming matrix. Each GPIO is programmable to
A small section of bias circuitry is required to be on operate in a special alternative mode as shown in Table 6.
when any of the LDOs are enabled. Figure 11 shows Features
that any LDO enable signal OR the L_B_EN enables the
●● Eight GPIO
LDO bias circuits. In addition, whenever the LDO bias is
enabled, the global bias for the IC is also enabled. The ●● Two Input Power Sources
LDO bias circuitry takes tLBIAS to turn on. If the LDO bias • 4 GPIOs per input
circuit is off and an LDO is enabled, the total time before • Input Voltage Range from 1.7V to 5.5V
the output starts slewing up is tLBIAS + tLON. If the LDO ●● GPI
bias is on and an LDO is enabled, the total time before • GPI to Global Low-Power Mode Control
the output starts slewing is tLON.
• GPI to SD0 DVS Signal
If the sequencing of a group of regulators is particularly
important, it may be desirable to force the LDO bias to • GPI to SD1 DVS Signal
be on with the L_B_EN bit to ensure that LDOs enable in • GPI to Interrupt
a consistent manner with the shortest latency. Note that • GPI to Flexible Power Sequencer
whenever L_B_EN is set, the global bias circuits and LDO
• Flexible Edge Trigger Support
bias circuits are enabled. The combined bias circuitry
current is IQBIAS. To ensure that the system always • Selectable Debounce Time
operates with the lowest quiescent current possible, it is a • Optional Pullup/Pulldown
good idea to clear L_B_EN when it is not needed.
●● GPO
General Purpose Input/Output (GPIO) • Push-Pull
The IC has eight GPIO channels. The Simplified • Open-Drain
Functional Diagram shows a simplified functional diagram • Buffered Reference Output
of the GPIO functional block. Figure 12 shows a detailed • GPO to 32kHz Output Option
functional diagram of the GPIOs. Table 7 is the GPIO • 12mA Sink Current Allows for LED Drive
ENABLE FOR ANY

OTHER FUNCTION
PWR_MD0_L0 GLOBAL
EN
PWR_MD1_L0 BIAS
PWR_MD0_L1
PWR_MD1_L1
L_B_EN
PWR_MD0_L7
PWR_MD1_L7
LDO
EN
PWR_MD0_L8 BIAS
PWR_MD1_L8
Figure 11. LDO Bias Enable Circuitry

GPIO_INx
GPIO_INx
PUEx
PUEx
DVS_SD0
DVS_SD1 GPIO
CONTROL RPU
IRQ
PPDRVx
FPS
LPM DBNCx
REFE_IRQx RET
I2C
EDGEx FET* GPIOx
RESET
DIx *DB
DIRx
LOGIC
2kV ESD
RPD
DOx
PDEx
DGND
DGND
ABUF_EN GPIO_INx
REF
*DB = DEBOUNCE
RET = RISING EDGE TRIGGER
FET = FALLING EDGE
TRIGGER
Figure 12. GPIO Simplified Block Diagram
GPO See the “GPIOx GPI” section of Table 7 for the full details
When configured as a general-purpose output (GPO), the of how to program a GPI.
GPO is programmable to be push-pull or open-drain. See GPI Interrupts
the “GPIOx GPO” section of Table 7 for the full details of
The GPI edge(s) that triggers interrupts are selectable
how to program a GPO.
with REFE_IRQx. When a GPI interrupt is enabled and
GPI the selected edge(s) are detected, EDGEx is set in the
When configured as a general-purpose input (GPI), the IRQ_LVL2_GPIO register and IRQ_GPIO is set in the
GPI is programmable to have either a high-impedance, top-level interrupt register. If the top-level interrupt mask
100kΩ pulldown, or 100kΩ pullup. Additionally, interrupt is cleared (IRQ_GPIOM), the external interrupt signal
inputs with programmable debounce timers are available. nIRQ is asserted.

Alternate Mode Table 6. Alternate Modes for GPIOs
In addition to the GPO and GPI configurations, each
GPIOx ALTERNATE MODES
GPIO has an alternate mode as shown in Table 7 and
AME_GPIO: Alternate Mode Enable GPIO Configuration GPIO0 Low-power mode control input
Register register description. Active-high, open-drain,
GPIO1
When a GPIO is in an alternate mode the device may flexible power sequencer output
internally force the direction (i.e., output or input) and or Active-high, open-drain,
logic level of the GPIO. However other options such as GPIO2
flexible power sequencer output
debounce times and rising/falling edge triggered interrupt
settings are still valid in alternate mode. See the register Active-high, open-drain,
GPIO3
descriptions and “alternative mode” sections of the Table 7 flexible power sequencer output
for the full details of how to program an alternative mode. GPIO4 32kHz output (32K_OUT1)
When GPIO7 is an alternative mode it is a 1.25V refer- GPIO5 SD0 dynamic voltage scaling input
ence output. As a reference output, the GPIO7 output
GPIO6 SD1 dynamic voltage scaling input
drivers are high-z, the input buffer is disabled to prevent
leakage, and the interrupt feature is disabled. It is recom- GPIO7
Reference output 1.25V buffered reference
mended that user disable the pullup and pulldown resis- output
tors for GPIO7 when it operates in alternate mode. Note
that when using GPIO7 as a reference output, minimize
the capacitance at this node. The maximum acceptable
capacitance is 0.1µF.
Table 7. GPIO Programming Matrix

GPIOx GPI
Comment DBNCx[1:0] REFE_IRQx[1:0] DOx DIx DIRx PPDRVx PUEx PDEx AMEx
Debounce Input logic 0
GPI Interrupt options 0 1 = GP1 0 0 0
times level
GPI with Internal Debounce Input logic
Interrupt options 0 1 = GP1 0 1 0 0
Pullup times level
GPI with Internal Debounce Input logic
Interrupt options 1 1 = GP1 0 0 1 0
Pulldown times level
GPIOx GPO
Output
1-push-
GPO Push-Pull 0 0 logic 0 0 = GPO 0 0 0
pull
level
Output
0-open-
GPO Open-Drain 0 0 logic 0 0 = GPO 0 0 0
drain
level
GPIO0 ALTERNATIVE MODE LOW-POWER MODE CONTROL INPUT
Comment DENC0[1:0] REFE_IRQ0[1:0] DO0 DI0 DIR0 PPDRV0 PUE0 PDE0 AME0
GPI1 Low-Power
Debounce 0=
Mode Input, Interrupt options 0 0 0 0 0 1
times active-low
Low-Power Mode
GPI1 Low-Power
Mode Input, Low- Debounce 0=
Interrupt options 0 0 0 1 0 1
Power Mode, times active-low
Internal Pullup

Table 7. GPIO Programming Matrix (continued)
GPIO0 ALTERNATIVE MODE LOW-POWER MODE CONTROL INPUT (continued)
GPI1 Low-Power
Mode Input, Debounce 0=
Normal-Power times active-low
Mode
GPI1 Low-Power
Mode Input,
Debounce 0=
Normal-Power Interrupt options 0 1 0 1 0 1
times active-low
Mode, Internal
Pullup
GPI1 Low-Power
1=
Mode Input, Debounce
Interrupt options 0 0 active- 0 0 0 1
Normal-Power times
high
Mode
GPI1 Low-Power
Mode Input, 1=
Debounce
Normal-Power Interrupt options 0 0 active- 0 1 0 1
times
Mode, Internal high
Pullup
GPI1 Low-Power 1=
Debounce
Mode Input, Interrupt options 0 1 active- 0 0 0 1
times
Low-Power Mode high
GPI1 Low-Power
1=
Mode Input, Debounce
Low-Power Mode, times
high
Internal Pullup
GPIO1/2/3 ALTERNATIVE MODE ACTIVE-HIGH FLEXIBLE POWER SEQUENCER OUTPUT

Comment DENCx[1:0] REFE_IRQx[1:0] DOx DIx DIRx PPDRVx PUEx PDEx AMEx
GPO Flexible 1=
Set by
Power Sequencer 0 0 0 0 push- 0 0 1
FPS
Output, Push-Pull pull
GPO Flexible 0=
Set by
Power Sequencer 0 0 0 0 open- 0 0 1
FPS
Output, Open-Drain drain
GPIO4 ALTERNATIVE MODE 32kHz OUTPUT (32K_OUT1)
Comment DBNC4[1:0] REFE_IRQ4[1:0] DO4 DI4 DIR4 PPDRV4 PUE4 PDE4 AME4
1=
GPO 32kHz Set by
0 0 0 0 push- 0 0 1
Output, Push-Pull XIN
pull
GPO 32kHz 0=
Set by
Output, 0 0 0 0 open- 0 0 1
XIN
Open-Drain drain

GPIO5 ALTERNATIVE MODE SD0 DYNAMIC VOLTAGE SCALING INPUT
GPI SD0 DVS
Debounce 0=
Input, VSD0 = Interrupt options 0 0 0 0 0 1
times active-low
VDVSSD0
GPI SD0 DVS

Input, VSD0 Debounce 0=
= VDVSSD0, times active-low
Internal Pullup
GPI SD0 DVS

Debounce 0=
times active-low
VSD0
GPI SD0 DVS

Input, VSD0 = Debounce 0=
VSD0, Internal times active-low
Pullup
GPI SD0 DVS 1=

Debounce
Input, VSD0 = Interrupt options 0 0 active- 0 0 0 1
times
VSD0 high
GPI SD0 DVS

1=
Input, VSD0 = Debounce
VSD0, Internal times
high
Pullup
GPI SD0 DVS 1=

Debounce
times
VDVSSD0 high
GPI SD0 DVS

1=
Input, VSD0 Debounce
= VDVSSD0, times
high
Internal Pullup
GPIO6 ALTERNATIVE MODE SD1 DYNAMIC VOLTAGE SCALING INPUT

GPI SD1 DVS
Debounce 0=
times active-low
VDVSSD1
GPI SD1 DVS

Input, VSD1 Debounce 0=
= VDVSSD1, times active-low
Internal Pullup
GPI SD1 DVS

Debounce 0=
times active-low
VSD1

GPIO6 ALTERNATIVE MODE SD1 DYNAMIC VOLTAGE SCALING INPUT (continued)
GPI SD1 DVS

Input, VSD1 = Debounce 0=
VSD1, Internal times active-low
Pullup
GPI SD1 DVS 1=

Debounce
times
VSD1 high
GPI SD1 DVS

1=
Input, VSD1 = Debounce
VSD1, Internal times
high
Pullup
GPI SD1 DVS 1=

Debounce
times
VDVSSD1 high
GPI SD1 DVS

1=
Input, VSD1 Debounce
= VDVSSD1, times
high
Internal Pullup
GPIO7 ALTERNATIVE MODE REFERENCE OUTPUT 1.25V BUFFERED REFERENCE OUTPUT

GPIO7 = 1.25V
0 0 0 0 0 0 0 0 1
Output
Real-Time Clock (RTC) Features

The real-time clock (RTC) is responsible for keeping track ●● Gregorian calendar with leap year correction
of the time. It records seconds, minutes, hours, days, ●● Two alarms
months, and years with a calendar structure that accounts
for leap years. The RTC is further equipped with two ●● Maskable interrupts
alarms and has a host of maskable interrupt capabilities. • 1s and 60s
• Alarm 1 and 2
Through a set of configuration registers, various modes of
• SMPL
operation are possible. RTC supports both “Binary” and
“Binary Coded Decimal”, and supports features such as ●● Binary and BCD Modes
AM/PM and 24/12 modes of operation. Additional sudden ●● 12/24 hour modes
momentary power loss (SMPL) is available.
●● Sudden momentary power loss (SMPL)
●● Double buffered read/write registers allow asynchro-
nous register access
●● Operates down to 1.65V

Read/Write Operations
The RTC has double buffered read/write registers that allow the register access to be asynchronous to the RTC
(Figure 13).
WRITE BUFFERS TIMEKEEPER COUNTERS READ BUFFERS
SEC SEC SEC
MIN MIN MIN
HOUR HOUR HOUR
MUX
SHARED BUS SHARED BUS
YEAR YEAR YEAR
RBUDF UDF
RBUDR UDR
UDR_SYNC
SYNCHRONIZERS
RBUDR_SYNC
DATA FROM WRITE BUFFERS TRANSFERRED TO

TIMEKEEPER COUNTERS WHEN UDR_SYNC IS HIGH
DATA FROM TIMEKEEPER COUNTERS TRANSFERRED

32kHz CLOCK 256Hz
TO READ BUFFERS WHEN RBUDR_SYNC IS HIGH
DIVIDER
SMPL
Figure 13. RTC Simplified Functional Diagram

In order to safely write to various registers on-board the RTC, all RTC registers (except RTCINT register, bit 0 of
UPDATE0 the register, and bit 4 of UPDATE0 the register) have a corresponding “Write Buffer”. When the user writes to
the RTC, the user is actually performing a write to these “Write Buffers”. Therefore, in writing to RTC there are two steps
needed to update a particular register or set of registers:
1) User writes desired value(s) to the register(s) located between 0x07 and 0x1B. Behind the scenes, only the “Write
Buffers” are updated with these new values.
2) The user then writes a 1 to UDR bit 0 of the “UPDATE0 register” at address 0x04 to transfer the modified “Write Buf-
fers” to the corresponding time registers.
The logic subsequently would perform a transfer of data from the “Write Buffers” to the actual registers and then clears
the “UDR” bit automatically as well as clearing the “Write Buffers” (marking them as not modified).
Under the hood, the logic first does a double synchronization of the UDR bit to the 32.768kHz clock before using it as an
enable bit (UDR_sync in Figure 13) to transfer from “Write buffers” to the actual registers thus allowing a safe update of
these two unsynchronized clock events.
Example 7. Pseudo code for setting clock to Saturday, Jan 01, 2011, 1:00:00 PM
Set RTCCNTL to 0x01 //12hr mode, BCD mode
Set RTCUPDATE0 to 0x01 // transfer RTCCNTL modification to RTC
Set RTCSEC to 0x00 // 0 second
Set RTCMIN to 0x00 // 0 minute
Set RTCHOUR to 0x41 // 1 PM
Set RTCDOW to 0x40 // Saturday
Set RTCMONTH to 0x01 // January
Set RTCYEAR to 0x11 // 11
Set RTCDOM to 0x01 // First
Set RTCUPDATE0 to 0x01 // transfer write buffers to counters
Wait 16ms for write to complete
Set RTCSEC to 0x… //new write
Example 8. Pseudo code for setting ALARM1 to every Wednesday at 7:30:00 AM
Set RTCCNTL to 0x01 //12hr mode, BCD mode
Set RTCUPDATE0 to 0x01 // transfer RTCCNTL modification to RTC
Set RTCSECA1 to 0x80 //0 sec, enabled
Set RTCMINA1 to 0xB0 //30 minute, enabled
Set RTCHOURA1 to 0x87 //7 AM, enabled
Set RTCDOWA1 to 0x08 //Wednesday, enabled
Set RTCMONTHA1 to 0x00 //Disabled
Set RTCYEARA1 to 0x00 //Disabled
Set RTCDOMA1 to 0x00 //Disabled
Set RTCUPDATE0 to 0x01 // transfer write buffers to counters
Wait 16ms for write to complete
Set RTCSEC to 0x… //new write

Reading from RTC
Corresponding to most timing registers there are a series of “Read Buffers”.
In order to safely read from various registers on-board the RTC, all RTC registers (except RTCINT register and bit 0 and
4 of UPDATE0 register) have a corresponding “Read Buffer”. When the user reads from the RTC, the user is actually
performing a read from these “Read Buffers”. Therefore, there are two steps needed to read a particular register or set
of registers:
1. The user writes a 1 to RBUDR bit 4 of the “UPDATE0 Register” at address 0x04 to transfer most timing registers to
the “Read Buffers”. Behind the scenes, the “Read Buffers” are updated.
2. The user then reads from the desired register location.
After step 1, the logic subsequently performs a transfer of data from the actual registers to the “Read Buffers” and then
clears the “RBUDR” bit.
Under the hood, the logic first does a double synchronization of the RBUDR bit to the 32.768kHz clock before using it as
a clock (RBUDR_sync in Figure 13) to transfer from the actual registers to the “Read Buffers” thus allowing a safe update
of these two unsynchronized clock events.
Example 9. Pseudo code for reading the time
Set RTCUPDATE0 to 0x10 // transfer timekeeper counters to read buffers
Wait 16ms for read to complete
Read RTCSEC // second
Read RTCMIN // minute
Read RTCHOUR // hour
Read RTCDOW // Day of Week
Read RTCMONTH // Month
Read RTCYEAR // Year
Read RTCDOM // Day of Month
Example 10. Pseudo code for reading ALARM1 setting
Set RTCUPDATE0 to 0x10 // transfer timekeeper counters to read buffers
Wait 16ms for read to complete
Read RTCSECA1 // sec
Read RTCMINA1 // minute
Read RTCHOURA1 // hour
Read RTCDOWA1 // Day of Week
Read RTCMONTHA1 // Month
Read RTCYEARA1 // Year
Read RTCDOMA1 // Day of Month
SMPL (Sudden Momentary Power Loss)
The SMPL function allows the system to recover if power is briefly lost due to a poor battery connection. If VMBATT
falls below and returns above the UVLO threshold within the SMPL timer threshold (SMPLT[1:0]) and SMPL is enabled
(SMPL_EN = 1), SMPL initiates a power-up sequence and the SMPL interrupt bit is set. If the SMPL timer expires before
VMBATT returns, the SMPL enable bit is automatically cleared in order to prevent power-up on subsequent SMPL events.
To ensure proper operation of the SMPL state machine, initialization software should clear and set SMPL_EN after each
power-on event.

32kHz Crystal Oscillator and Features
Buffered Outputs ●● Low-jitter mode provides 15ns cycle-by-cycle jitter
The IC contains a crystal oscillator driver with internal ●● On-chip crystal oscillator load capacitors
load capacitance selectable by 32KLOAD[1:0] (Figure
14). PWR_MD_32K controls whether the crystal driver is ●● 32kHz digital outputs
in low-power mode or low-jitter mode. In low-power mode, ●● Oscillator OK status
the oscillator quiescent current is 1.5µA and in low-jitter ●● Operates down to 1.5V
mode the cycle-by-cycle jitter is 15ns. The crystal driver
is supplied from the internal VRTC node which is equal to Backup Battery Charger
VMBATT if VMBATT > VMBATTUVLO. The backup battery charger is a constant voltage (CV)
The crystal driver generates two 32kHz buffered outputs. and constant current (CC) style charger with a series out-
One 32kHz output has a dedicated pin (32K_OUT0). The put resistance as shown in Figure 14. The backup battery
other output (32K_OUT1) is available through GPIO4 charger is enabled and disabled with BBCEN. The charge
and is useful for peripherals such as BT/WLAN chipsets current, charger voltage, output current, and output resis-
(see AME4). The configuration of the output stage for tance are adjustable with the BBCCTRL register. The
32K_OUT0 is factory programmable with OTP. The pri- backup-battery charger is suitable for the following types
mary OTP option (OTP_32K_OUT = 0) configures the of backup cells:
output stage for a push-pull output between ground and ●● Super capacitor (a.k.a., gold cap, double-layer
GPIO_INB. OTP_32K_OUT = 1 sets 32K_OUT0 for an electrolytic)
open-drain output. The output stage for 32K_OUT1 is ●● Standard capacitors (tantalum … etc.)
determined by their respective GPIO blocks.
●● Rechargeable lithium manganese cells
There are three options for the internal load capacitance
from XIN to XGND and XOUT to XGND: 10pF, 12pF, and Features
22pF. XIN and XOUT each have approximately 3pF of ●● 800µA maximum CC-CV backup battery charger
parasitic capacitance. The total load capacitance on the
●● 2.5V—3.5V adjustable backup battery setting with
crystal is shown in Table 1.
± 3% tolerance
The crystal driver also generates a status bit (32K_OK),
●● Seamless transition of RTC supply from VMBATT to
when the 32kHz clock is OK (typically 1 second after initial
VBBATT when VMBATT drops below VMBATT_UVLO
start up).
threshold
Table 8. 32kHz Crystal Oscillator Load Capacitance

PARASITIC INTERNAL LOAD EXTERNAL LOAD
TOTAL LOAD
CAPACITANCE FROM CAPACITANCE FROM CAPACITANCE FROM
32kLOAD CAPACITANCE ON THE
XIN TO XGND AND XOUT XIN TO XGND AND XOUT XIN TO XGND AND XOUT
CRYSTAL (pF)
TO XGND (pF) TO XGND (pF) TO XGND (pF)
0x00 3 12 None 7.5

0x01 3 22 None 12.5
0x02 3 None 10 6.5
0x02 3 None 12 7.5
0x02 3 None 22 12.5
0x03 3 None 22 12.5
0x03 3 10 None 6.5

VMBATTUVLO
VMBATTOK
MBATT
LDO WITH REVERSE

BBCVS[1:0]
CURRENT BLOCKING SELECT LDO VRTCUVLO
IF AND ONLY IF VRTCOK
BBCEN BACKUP BATTERY VMBATT > VBBATT VRTC
BBCLOWIEN CHARGER AND
BBCCS[1:0] CURRENT LIMIT VBBATT < VBBCVS
BBCRS[1:0]
BBATT
32kLOAD
GPIO_INB
CRYSTAL 32K_OUT0_EN
LOAD 32kHz
RTC
CAPACITORS STABILITY
32K_OK
DETECTOR +
CRYSTAL RST
1ms DELAY
* XIN DRIVER **32k_OUT0
GPIO
* XOUT
RST
XGND GND
PWR_MD_32K[1:0] THE CRYSTAL DRIVER IS SUPPLIED BY VRTC.
*OPTIONAL CRYSTAL OSCILLATOR LOAD CAPACITORS

**THE PUSH-PULL OUTPUT DRIVER STAGE IS SHOWN (OTP_32K = 0)
Figure 14. Backup Battery Charger, 32kHz Crystal Oscillator and RTC

ON/OFF Controller Result:
The ON/OFF controller monitors multiple wakeup sources ●● At 0s, EN0 is asserted.
to intelligently enable all resources that are necessary ●● After the debounce time (30ms), an EN0 assertion
for the AP to boot (i.e., FPS0 and FPS1). As shown in interrupt is generated.
Figure 18, the on/off controller monitors wakeup events on
the EN0, EN1, EN2, ACOK, nRST_IO, and LID hardware ●● After the 1s, the EN0 1s interrupt is generated.
inputs. Additionally, internal wakeup events are also moni- ●● After 6s, the MRWRN is generated.
tored: SMPL, ALARM1, and ALARM2 internal signals. ●● After 8s, the manual reset event is initiated and all the
Wakeup events go through logic to affect flexible power regulators shutdown.
sequencers 0 and 1 (FPS0, FPS1). Many wakeup signals
can be masked (WK_ACOK, WL_LID, WK_ALARM1, ●● After 8.03s, the registers are reset.
WL_ALARM2, WK_EN0). ●● After 8.13s, a wakeup event is generated and the non-
Many signals within the on/off controller generate inter- volatile event recorder’s (NVERC) HDRST is set.
rupts and are recorded in status registers. ●● After 12s, the EN0 is deasserted.
EN0 ●● After the debounce time (30ms) an EN0 deassertion

interrupt is generated.
EN0 is a digital input to the ON/OFF controller that
(Figure 18) typically comes from the system’s on key. Example 12: 20s EN0 assertion with an 8s manual reset
The EN0 polarity is factory programmable with OTP time.
(OTP_EN0AL) to be active-high or active-low (Figure 20). Comments:
EN0 is internally debounced (tDBEN0). Programming ●● A 20s EN0 assertion with an 8s manual reset time
EN0DLY allows an additional delay in the EN0 signal path causes the part to turn off ONCE and restart.
(t1SECEN0). Settings:
Manual Reset with EN0 ●● Manual reset is enabled (MREN = 1) and manual reset
An extended EN0 event forces MRO high which activates time is set for 8s (MRT[2:0] = 0b101).
a global shutdown (see the Global Resources section for Stimulus:
more information on global shutdown). Note that an OTP
●● EN0 is asserted for 20s and then deasserted.
bit OTP_MR sets what the device does after the shut-
down. With OTP_MR = 1, the device automatically wakes Result:
up after a manual reset event. ●● At 0s, EN0 is asserted.
The extended EN0 event duration on EN0 is program- ●● After the debounce time (30ms), an EN0 assertion
mable from 2s to 12s with MRT[2:0]. A warning interrupt interrupt is generated.
(MRWRN) is generated one timer interval before the
●● After the 1s, the EN0 1s interrupt is generated.
manual reset time (i.e., MRT[2:0]-1).
●● After 6s, the MRWRN is generated.
Example 11: 12s EN0 assertion with an 8s manual reset
time. ●● After 8s, the manual reset event is initiated and all the
regulators shutdown.
Comments:
●● After 8.03s, the registers are reset.
●● A 12s EN0 assertion with an 8s manual reset time
causes the part to turn off once and restart. ●● After 8.13s, a wakeup event is generated and the non-
volatile event recorder’s (NVERC) HDRST is set.
Settings:
●● After 20s, the EN0 is deasserted.
●● Manual reset is enabled (MREN = 1) and manual reset
time is set for 8s (MRT[2:0] = 0b101). ●● After the debounce time (30ms), an EN0 deassertion
Stimulus:
●● EN0 is asserted for 12s and then deasserted.

Example 13: 20s EN0 assertion with an 8s manual reset ●● After 8.13s, a wakeup event is generated and the non-
time followed by a 20s EN0 assertion. volatile event recorder’s (NVERC) HDRST is set.
Comments: ●● After 20s, the EN0 is deasserted.
●● The initial 20s EN0 assertion causes the part to turn ●● After the debounce time (20.03s) an EN0 deassertion
off and restart once. interrupt is generated.
●● The second EN0 assertion causes the part to turn off ●● After 20.1, EN0 is asserted again.
and restart again. ●● This causes the process to repeat from step #1.
Settings:
EN1
●● Manual reset is enabled (MREN = 1) and manual reset
EN1 is a digital input to the ON/OFF controller (Figure 18)
time is set for 8s (MRT[2:0] = 0b101).
that typically comes from the system’s AP. EN1 is used
Stimulus: to control sleep modes as shown in Figure 27. The EN1
●● EN0 is asserted for 20s and then deasserted for polarity is factory programmable with OTP (OTP_EN1AL)
100ms. to be active-high or active-low (Figure 21).
●● EN0 is asserted again for 20s and then deasserted. EN2
Result: EN2 is an active-high digital input to the ON/OFF con-
●● At 0s, EN0 is asserted. troller (Figure 18, Figure 22) that typically comes from
the system’s AP. Generally, EN2 can directly control the
●● After the debounce time (30ms), an EN0 assertion
enable for SD0 when configured correctly. To configure
EN2 to control the enable of SD0, set FPSSCR_SD0[1:0]
●● After the 1s, the EN0 1s interrupt is generated. = 0b00, PWR_MD_SD0[1:0] = 0b00, and then drive EN2
●● After 6s, the MRWRN is generated. logic-low or logic-high to move between case 2 vs. case 5
as shown in Table 9. If EN2 is not needed to control SD0,
●● After 8s, the manual reset event is initiated and all the
then connect it to ground and use the other flexible power
regulators shutdown.
sequencer and/or registers to control SD0 as shown in
●● After 8.03s, the registers are reset. Table 9.
Table 9. SD0 Power Mode Logic

CASE OFF STATE EN2 FPSx PWR_MD_SD0[1:0] FPSSRC_SD0[1:0] SD0 POWER MODE
0 1 X X X X Disabled
1 0 0 X 0b00 = 0b11 Disabled
2 0 X X 0b01 = 0b11 Group and/or dynamic low power mode
3 0 X X 0b10 = 0b11 Low-power mode
4 0 X X 0b11 = 0b11 Normal operating mode
5 0 1 X 0b00 X Normal operating mode
6 0 1 X 0b01 X Group and/or dynamic low-power mode
7 0 1 X 0b10 X Low-power mode
8 0 1 X 0b11 X Normal operating mode
9 0 0 0 X ≠0b11 Disabled
10 0 X 1 0b00 ≠0b11 Normal operating mode
11 0 X 1 0b01 ≠0b11 Group and/or dynamic low-power mode
12 0 X 1 0b10 ≠0b11 Low-power mode
13 0 X 1 0b11 ≠0b11 Normal operating mode
FPSx = 0 means that the specific FPS is disabled through software.

ACOK SMPL, ALARM1, and ALARM2
ACOK is a digital input to the ON/OFF controller SMPL, ALARM1, and ALARM2 are signal generated from
(Figure 15) that typically comes from the system’s battery the RTC and used by the ON/OFF controller as shown in
charger. ACOK indicates the presence/absence of the (Figure 18). See the Real-Time Clock (RTC) section for
external charge adapter. The ACOK polarity is factory more information on these signals.
programmable with OTP (OTP_ACOKAL) to be active-
high or active-low with the appropriate internal pullup/ SHDN
down (Figure 23). The shutdown input (SHDN) is a digital input to the ON/
OFF controller that causes the IC to reset through a global
LID shutdown event (Figure 1). The signal for SHDN typically
LID is a digital input to the ON/OFF controller (Figure 18) comes from a temperature sensor that measures the inter-
that typically comes from the system’s battery door. LID nal die temperature of the AP. The SHDN polarity is factory
indicates whether the battery door is open or closed. The programmable with OTP (OTP_SHDNAL) to be active-high
LID polarity is factory programmable with OTP (OTP_ or active-low with the appropriate internal pullup/down
LIDAL) to be active-high or active-low with the appropriate (Figure 25). A system shutdown based on SHDN is record-
internal pullup/down (Figure 24). ed in the non-volatile power-off event recorder (NVREC).
ACOK_F (Rising Edge Triggered)
ACOK_R (Rising Edge Triggered)
VDD Q
Other Wakeup WAKEUP
Signals
ACOK ACOK_TTL DFF
MBATT_OK
ACOK_POL
MASK_ACOK
ACOK_POL = ‘0’ Rising Edge Trigger

ACOK_POL = ‘1’ Falling Edge Trigger
Figure 15. Functional Block Diagram for ACOK
LID_F (Rising Edge

Triggered) One-Shot
Other Wakeup WAKEUP
LID_R (Rising Edge Signals
Triggered)
R Q
SR
LATCH
VDD QB
S
DFF
LID LID_TTL MBATTOK
LID_POL MASK_ACOK
LID_POL = ‘0’ Rising Edge Trigger

LID_POL = ‘1’ Falling Edge Trigger
Figure 16. Functional Block Diagram for LID

SHDN_TTL
SHDN GLBLSHDN
SHDN_POL
SHDN_POL = ‘0’ Rising Edge Trigger
SHDN_POL = ‘1’ Falling Edge Trigger
Figure 17. Functional Block Diagram for SHDN
MBATT_OK and MBATTLOW ●● FPS0 and FPS1 are enabled on ALARM2_R if WK_
MBATT_OK and MBATTLOW are digital signals ALRM1R is high, MBATT_OK is high, MBATTLOW
that come from the systems’ main-battery monitor is low, MBLPD is high, and the IC is not in global
(Figure 1). MBATT_OK gates several wakeup sources shutdown.
such that they cannot enable FPS0, FPS1, and SD0 until ●● FPS0 and FPS1 are enabled on ALARM2_R if WK_
the battery is above the system undervoltage-lockout ALRM1R is high, MBATT_OK is high, MBLPD is low
threshold (VMBATTUVLO). MBATTLOW prevents FPS0, and the IC is not in global shutdown.
FPS1, and SD0 from being enabled when the main- ●● FPS0 and FPS1 are enabled on SMPL_EVENT if
battery is below a programmed minimum voltage. SMPL_EN is high, MBATT_OK is high, MBATTLOW
FPS0 is low, MBLPD is high, and the IC is not in global
shutdown.
Flexible Power Sequencer 0 is the enable signal for the
resources that need to be enabled when the AP is in its ●● FPS0 and FPS1 are enabled on SMPL_EVENT if
normal operating mode and its sleep mode. When the AP SMPL_EN is high, MBATT_OK is high, MBLPD is low
is in normal operating mode, both FPS0 and FPS1 are and the IC is not in global shutdown.
enabled and FPS2 is cycled on/off as needed. Figure 18, ●● FPS0 and FPS1 are enabled on LID if WK_LID is high,
Figure 19 and Table 10 describe the behavior of FPS0 in MBATT_OK is high, MBATTLOW is low, MBLPD is
addition to the following text description: high, and the IC is not in global shutdown.
●● FPS0 and FPS1 are enabled on EN0 rising edge if ●● FPS0 and FPS1 are enabled on LID if WK_LID is high,
MBATTLOW is low, MBLPD is high, and the IC is not MBATT_OK is high, MBLPD is low and the IC is not in
in global shutdown. global shutdown.
●● FPS0 and FPS1 are enabled on EN0 rising edge if ●● FPS0 and FPS1 are enabled on ACOK if WK_ACOK
MBLPD is low and the device is not in global shut- is high, MBATT_OK is high, MBATTLOW is low,
down. MBLPD is high, and the IC is not in global shutdown.
●● FPS0 and FPS1 are enabled on ALARM1_R if WK_ ●● FPS0 and FPS1 are enabled on ACOK if WK_ACOK
ALRM0R is high, MBATT_OK is high, MBATTLOW is high, MBATT_OK is high, MBLPD is low and the IC
is low, MBLPD is high, and the IC is not in global is not in global shutdown.
shutdown.
●● FPS0 is disabled on global shutdown.
●● FPS0 and FPS1 are enabled on ALARM1_R if WK_
●● FPS0 is disabled when PWR_OFF is set.
ALRM0R is high, MBATT_OK is high, MBLPD is low
and the IC is not in global shutdown. ●● FPS0 is disable if MBLPD is high and MBATTLOW is
high.

FPS1 ●● FPS1 is enabled on EN1 rising edge if, MBATTLOW
Flexible Power Sequencer 1 is the enable signal for the is low, MBLPD is high, and the IC is not in global
resources that need to be enabled when the AP is in its shutdown.
normal operating mode and disabled when the AP is in ●● FPS1 is enabled on EN1 rising edge if MBLPD is low,
sleep mode. When the AP is in normal operating mode, and the IC is not in global shutdown.
both FPS0 and FPS1 are enabled and FPS2 is cycled on/ ●● FPS1 is disabled on global shutdown.
off as needed.
●● FPS1 is disabled on EN1 falling edge if SLPEN is high.
Figure 18, Figure 19, and Table 10 describe the behavior
of FPS1 in addition to the following text description: ●● FPS1 is disabled when PWR_OFF is set.
●● See all FPS1 enable conditions listed in the FPS0 ●● FPS1 is disabled if MBLPD is high and MBATTLOW
section. Note that if only FPS0 is on but a wakeup is high.
event occurs, then FPS1 is enabled.
Table 10. ON/OFF Controller State Diagram Transitions

TRANSITION CONDITION
The fundamental system voltages and resources are available. Move to the OFF state.
1
• The battery voltage is not undervoltage (VMBATT > VMBATTUVLO)
A wakeup signal has been received. Move the “OK?” state to check to see if the system is okay to wakeup.
• A debounced EN0 press (i.e., edge) has been detected OR
• ALARM1_R event occurs and WK_ALRM0R is set OR
2
• SMPL_EVENT occurs and SMPL_EN is set OR
• LID event (i.e., edge) occurs and WK_LID is set OR
• ACOK event (i.e., edge) occurs and WK_ACOK is set OR
• WAKEUP flag is set by the previous sequenced shutdown
The basic system resources are okay.

2A
• All ‘2B’ transition conditions are not true AND all ‘2C’ transition conditions are not true AND MBATTLOW = 0
Failed attempt to power up because the battery voltage is too low.

The battery voltage is low (MBATTLOW = 1) AND the ‘2’ transition was not ACOK. OR
The battery voltage monitor is set for main-battery low power down (MBLPD = 1) AND the battery voltage is low
(MBATTLOW = 1) AND the ‘2’ transition is ACOK. OR
2B
The battery voltage monitor is AND not set for main-battery low power down (MPLPD = 0) AND the battery voltage
is low (MBATTLOW = 1) AND the ‘2’ transition was ACOK, then the machine remains in the “OK?” state waiting for
MBATTLOW = 0. Once MBATTLOW = 0, then a transition along path ‘2A’ occurs.
This ‘2B’ transition condition cancels the wakeup requests that occurred in transition ‘2’.
Failed attempt to power up because a basic system resource was not okay.
• The battery voltage is undervoltage (VMBATT < VMBATTUVLO) OR
• The battery voltage is overvoltage (VMBATT > VMBATTOVLO) OR
2C
• AVSD input is overvoltage (VAVSD > VMBATTOVLO) OR
• The junction temperature is too high (TJ > TJSHDN) OR
• SHDN pin is asserted (SHDN = 1)

Table 10. ON/OFF Controller State Diagram Transitions (continued)
TRANSITION CONDITION
Enter sleep mode.
3
• Sleep mode is enabled (SLPEN = 1) and EN1 transitions from high to low.
Exit sleep mode.

• Sleep mode is enabled (SLPEN = 1) and EN1 transitions from low to high.
• A debounced EN0 press has been detected OR
4 • ALARM1_R event occurs and WK_ALRM0R is set OR
• LID event occurs and WK_LID is set OR
• ACOK event occurs and WK_ACOK is set
Enter the power-down sequence with register reset (see Figure 4).
• The low battery power-down is enabled (MBLPD = 1) AND the battery voltage is low (MBATTLOW = 1) OR
• Hardware reset input (RSI) event detected OR
5 • Manual reset event detected OR
• Watchdog timer expires OR
• SFT_RST = 1 OR
• PWR_OFF = 1
Immediate shutdown (see Figure 4).

• The battery voltage is undervoltage (VMBATT < VMBATTUVLO) OR
• The battery voltage is overvoltage (VMBATT > VMBATTOVLO) OR
6
• AVSD input is overvoltage (VAVSD > VMBATTOVLO) OR
• The junction temperature is too high (TJ > TJSHDN) OR
• SHDN pin is asserted (SHDN = 1)

MBA TT
MBA TTLOW MBA TTLOW
MONITOR
MBLPD MBLPD FPS0 SDx ENABLE
AVSD
MBA TT_OK MBA TT_OK
GLOBAL
FPS1 FLEXIBLE LDOx ENABLE
SHDN RESOURCES RSO
WK_EN0 POWER
RSI
EN0 SEQUENCER GPIOx ENABLE
nRST_IO
GLBLSHDN
WK_ACOK
RSO
ACOK
EN2
EN2 WK_LID
LID
WAKE
EN1
EN1 WK_ALRM0R
ALARM0_R
ENSD0
WK_ALRM1R
RTC ON/ OFF
ALARM1_R
MBA TT_OK CONTROLLER
SMP L_EVENT
1.5µs
DELAY WAKE UP WAKE UP
INTERRUPT
SLEE P/ENSD0
ACOK ACOK SLPE N

LATCHES
EN1
ACOK_R EN2 WDTE N
ACOK_F RSO OTP_WDTE N
ENABLE
WDTT
LID INTERRUPT RSI
LID OTP_WDTT
POWER-DOW N
LATCHES MRO WATCHDOG

WATCHDOG TIMER WATCHDOG
WDTC[1:0]
SFT_RST
LID_F
PWR_OFF FPS0
CLEAR
GLBLSHDN FPS1
MBA TT DEBOUNCE OUTPUT WDTS LPC
DURING POR IS LOW
EN0DLY EN0
DEBOUNCE
EN0 RISING/FALLING EN0
MRWRN
TIMER
tDBNC
RPDEN0 MRT[2:0] MRO
10kΩ
EN0_R
EN0 IS SHOWN AS ACTI VE-HIGH. OTP_EN0AL = 0

ACOK IS SHOWN AS ACTI VE-HIGH. OTP_ACOKAL = 0
LID IS SHOWN AS ACTI VE-HIGH. OTP_LIDAL = 0
Figure 18. Simplified Block Diagram: ON/OFF Controller

START
RESET
GLOBAL SHUTDOWN IMMEDIATE

RESET SHUTDOWN
OFF
STATE 6
FPS0 = 0
FPS1 = 0
ACTION 2B 2
NO NO
DECISION OK? 2C
YES
2A
OFF PAGE
CONNECTION POWER DOWN
POWER UP SEQUENCE
SEQUENCE (FIGURE 24)
ON
5
FPS0 = 1
6
FPS1 = 1
3
3
SLEEP EXIT
SEQUENCE
SLEEP ENTRY
SEQUENCE
SLEEP
5
4 FPS0 = 1
6
FPS1 = 0
Figure 19. State Diagram: ON/OFF Controller

OTP OPTION FOR ACTIVE-LOW EN0 (OTP_EN0AL = 1) OTP OPTION FOR ACTIVE-HIGH EN0 (OTP _EN0AL = 0)
RPUEN0 MBA TT
10 kΩ EN0
EN0
RPDEN0
10 kΩ
Figure 20. EN0 Simplified Input Stage: Active-High or Low
OTP OPTION FOR ACTIVE L OW EN0 (OTP_EN1AL = 1) OTP OPTION FOR ACTIVE HIGH EN0 (OTP_EN1AL = 0)
AP AP
VIO VIO
EN1 GPIO
EN1 GPIO
AP
VIO
EN2 GPIO

OTP OPTION FOR ACTIVE-LOW ACOK (OTP_ACOKAL = 1) OTP OPTION FOR ACTIVE-HIGH ACOK (OTP_ACOKA L = 0)
MBA TT
RPUACOK
100kΩ ACOK ACOK
nACOK ACOK
FROM SYSTEM’S RPDACOK FROM SYSTEM’S
BATTERY CHA RGER 100kΩ BATTERY CHA RGER
Figure 23. ACOK Simplified Input Stage: Active-High or Low
OTP OPTION FOR ACTIVE-LOW LID (OTP_LIDAL = 1) OTP OPTION FOR ACTIVE-HIGH LID (OTP_LIDAL = 0)
MBATT
RPULID
100kΩ LID LID
nLID LID
RPDLID
FROM SYSTEM LID OR
100kΩ BATTERY DOOR SWITCH
Figure 24. LID Simplied Input Stage: Active-High or Low

OTP OPTION FOR ACTIVE-LOW SHDN (OTP_SHDNAL = 1)

MBATT
VCC
MBATT
AP
RPUSHDN
100kΩ SHDN ALERT DXP
nSHDN DIODE TO
TEMPERATURE
CONVERSION + GND
COMPARATOR
MAX6642
OTP OPTION FOR ACTIVE-HIGH SHDN (OTP_SHDNAL = 0)
SHDN
SHDN
RPDSHDN
FROM SYSTEM’S THERMAL
100kΩ OVERLOAD DETECTOR
Figure 25. SHDN Simplified Input Stage: Active-High or Low

NOT DRAWN TO SCALE POWER-UP NORMAL OPERATION POWER-DOWN

Notes 1 2 3 4 5 6 7 8 9
VBATT 0V 3.6V
VBBATT 0V 2.8V
3.3V
2.8V
VRTC 0V
32kHz OSC tOSU
VEN0
tDBNC
(OTP_EN0AL = 0)
nIRQ
(OPEN-DRAIN PULLED UP
TO SD2)
BIAS tBEN
FPS0 TFPS0 = 1.28ms 0 1 2 3 4 5 6 7 0 1 2 3 4 5 6 7
VOUT_LDO4 (FPS0)
VOUT_LDO6 (FPS0)
GPIO1
VOUT_SD2 (FPS0)
32k_OUT0
nRST_IO
(OPEN-DRAIN PULLED UP
TO SD2)
FPS1 TFPS1 = 1.28ms 0 1 2 3 4 5 6 7 0 1 2 3 4 5 6 7
VOUT_SD1 (FPS1)
VOUT_LDO1 (FPS1)
VOUT_LDO5 (FPS1)
VOUT_LDO3 (FPS1)
VOUT_LDO0 (FPS1)
AP SOFTWARE tAP0
EN1 AND EN2 DON’T CARE DON’T CARE
VSD0 tSUSD0
VOTHER
(ENABLED BY SOFTWARE)
PWR_OFF
NOTES 1 2 3 4 5 6 7 8 9 10 11 12
1) THE AP AND ENTIRE SYSTEM IS OFF WITH NO BACKUP BATTERY AND NO MAIN BATTERY INSTALLED.
2) A HALF-CHARGED LITHIUM MANGANESE CELL IS INSTALLED FROM BBATT TO GND. VRTC RISES TO ~VBBATT. THE RTC RELATED PORTION OF THE I2C REGISTER MAP
POWERS UP TO ITS DEFAULT VALUE. THE OSCILLATOR STARTS TO FUNCTION AND THE RTC BLOCK BEGINS TO FUNCTION.
3) THE MAIN BATTERY IS CONNECTED. VRTC RISES UP TO ITS 3.3V REGULATION LEVEL. THE BACKUP-BATTERY CHARGER DEFAULTS TO “ON” WITH A 2.5V REGULATION
THRESHOLD. THE NON-RTC RELATED I2C REGISTERS GO TO THEIR DEFAULT VALUES.
4) AN EXTERNAL EVENT PULLS EN0 HIGH. THE DEVICE DEBOUNCES EN0 AND STARTS THE BIAS FOLLOWED BY FPS0 AND FPS1.
5) FPS0 STARTS THE FUNDAMENTAL REGULATORS AT THE SAME TIME AS FPS1 STARTS THE SECONDARY REGULATORS.
6) FPS0 DEASSERTS nRST_IO ON ITS RISING EDGE #5. WITH nRST_IO HIGH, THE AP STARTS RUNNING SOFTWARE.
7) AP ASSERTS EN1 AND EN2. EN1 KEEPS THE FPS1 REGULATORS ENABLED. EN2 STARTS SD0.
8) WITH SD0 ENABLED, THE AP CONTINUES TO RUN SOFTWARE. IT CHECKS THE nIRQ INTERRUPT CAUSING nIRQ TO GO HIGH. IT POWERS UP THE “OTHER” RESOURCES OF
THE DEVICE AS REQUIRED.
9) THE AP AND ENTIRE SYSTEM ARE ON IN NORMAL OPERATING MODE.
10) THE AP DECIDES IT WANTS TO POWER DOWN AND IT POWERS DOWN THE OPTIONAL RESOURCES OF THE SYSTEM AND PMIC.
11) WITH ALL THE OPTIONAL RESOURCES POWERED DOWN, THE AP SETS TO “OFF” BIT AND PULLS EN1 AND EN2 LOW. EN2 LOW TURNS DISABLES SD0. THE OFF BIT STARTS
THE POWER DOWN SEQUENCE OF FPS0 AND EN1 LOW STARTS THE POWER DOWN SEQUENCE OF FPS1.
12) AFTER THE FPS0 AND FPS1 POWER DOWN SEQUENCES ARE FINISHED, THE BIAS TURNS OFF AND THE AP IS OFF.
Figure 26. Application Processor Power-Up and Power-Down Timing

NOT DRAWN TO SCALE

NORMAL ENTERING-SLEEP SLEEP EXITING SLEEP
NOTES 1 2 3 4 5 6
VBATT
VBBATT
VRTC
32kHz OSC
VEN0
tDBNC
(OTP_EN0AL = 0)
nIRQ
(OPEN-DRAIN PULLED UP TO SD2)
BIAS
FPS0
VOUT_LDO4
(FPS0)
VOUT_LDO6
(FPS0)
VOUT_SD2
(FPS0)
32k_OUT0
GPIO1
nRST_IO TFPS0 =
(OPEN-DRAIN PULLED UP TO SD2) 1.28ms
FPS1 0 1 2 3 4 5 6 7 0 1 2 3 4 5 6 7
VOUT_SD1
(FPS1)
VOUT_LDO1
(FPS1)
VOUT_LDO5
(FPS1)
VOUT_LDO3
(FPS1)
VOUT_LDO0
(FPS1)
AP SOFTWARE tAP0
EN1 AND EN2
VSD0
VOTHER tSUSD0
(ENABLED BY SOFTWARE)
PWR_OFF
NOTES 1 2 11 4 5 6
1) THE AP AND ENTIRE SYSTEM ARE ON AND IN NORMAL OPERATING MODE.
2) THE AP DECIDES IT WANTS TO POWER DOWN AND IT POWERS DOWN THE OPTIONAL RESOURCES OF THE SYSTEM AND PMIC.
3) WITH ALL THE OPTIONAL RESOURCES POWERED DOWN, THE AP AND PULLS EN1 AND EN2 LOW. EN2 LOW TURNS DISABLES SD0. EN1 LOW STARTS THE POWER DOWN
SEQUENCE OF FPS1.
4) AFTER THE FPS1 POWER DOWN SEQUENCES ARE FINISHED, THE AP IS IN SLEEP.
5) AN EN0 BUTTON PRESS GENERATES A WAKEUP EVENT THAT TURNS FPS1 ON.
6) WITH THE FPS1 POWER UP SEQUENCE FINISHED, THE AP IS IN ITS NORMAL OPERATING MODE.
Figure 27. Application Processor Entering and Exiting Sleep Timing

Nonvolatile Power-OFF Event Recorder is used to generate the eight combinations of the FPS
Several events within an IC based system can auton- timing period TFPSx[2:0]. This oscillator is turned on once
omously cause a power off (i.e., global shutdown). a valid wakeup signal is received.
The source of the power down event is recorded in Each regulator, GPIO1, GPIO2, GPIO3, and nRST_IO
a non-volatile register such that when the system’s has a flexible power sequence slave register (FPS_x)
microprocessor powers on again it can determine the which allows its enable source to be specified as a flex-
source of the previous power-off condition. Maxim recom- ible power sequencer timer or a software bit. When a
mends that as part of the software’s initialization code, it FPSSRCx specifies the enable source to be a flexible
check the NVERC register. This power-off event recorder power sequencer, the power up and power down delays
register is non-volatile as long as the RTCs coin cell are configured by FPSPUx[2:0] and FPSPDx[2:0]. can
(BBATT) remains within its valid voltage range. Unlike be specified in that regulators flexible power sequencer
most interrupt registers, the NVERC register does not configuration register.
have a corresponding interrupt mask and status register. If any of the FPS hardware inputs (EN0, EN1) are not
Additionally, it does not affect the nIRQ pin. No status needed, connect them to ground. Grounding these inputs
register is provided since all NVERC events result in a when they are not needed ensures that they do not acci-
global shutdown which would subsequently reset any dentally turn on any voltage regulators—furthermore, it
related status. improves the thermal impedance of the IC package.
Flexible Power Sequencer (FPS) Table 11 shows one possible configuration of the flex-
The FPS allows each regulator to power up under hard- ible power sequencer. Figure 26 and Figure 27 show the
ware or software control. Additionally, each regulator timing diagrams for the default flexible power sequencer
can power on independently or among a group of other settings.
regulators with an adjustable power-up and power-down
Features
delays (sequencing). GPIO1, GPIO2, and GPIO3 can be
programmed to be part of a sequence allowing external ●● Three Sequencers
regulators to be sequenced along with internal regulators. ●● Power-Up and Power-Down Sequencing Control
nRST_IO can be programmed to be part of a sequence. ●● Eight Power-Up Sequence Time Slots
Figure 26 shows LDO0, LDO1, LDO2, and LDO3 power- ●● Eight Power-Down Sequence Time Slots
ing up under the control of flexible power sequencer 2.
●● Adjustable Time Period Between Time Slots from 40µs
The flexible sequencing structure consists of two hardware to 5,120µs in Eight Binary Weighted Steps
enable inputs (EN0, EN1), and three master sequencing
timers. Each master sequencing timer is programmable ●● Sequence Enable/Disable can be Controlled by
through its configuration register to have a hardware Hardware and Software
enable source or a software enable source (CNFGFPSx). ●● <10µs Sequencer Delay
When enabled/disabled the master sequencing timer ●● Capable of Controlling:
generates eight sequencing events. The time period • All Regulators
between each event is programmable within the • GPIO1, GPIO2, and GPIO3
configuration register. An internal 800kHz silicon oscillator
• nRST_IO

tFPSCON tFPSCOFF
ENFPS2
tFPSDON tFPSDOFF
INTERNAL 0 1 2 3 4 5 6 7 0 1 2 3 4 5 6 7
SEQUENCER 50% DUTY
EVENTS
tFPST tFPST
VLDO0
VLDO1
VLDO2
VLDO3
NOTES 1 2 3 4
1) LDO0, LDO1, LDO2, AND LDO3 ARE OFF. EACH LDO’S ENABLE REGISTER SELECTS ACTIVE DISCHARGE ENABLED AND FPS2 AS THE ENABLE SOURCE. EACH LDO’S
FLEXIBLE SEQUENCER CONFIGURATION REGISTER IS PROGRAMMED WITH THE POWER-UP AND POWER-DOWN TIMING DELAYS AS SHOWN IN THE FIGURE. THE
CNFGFPS2 REGISTER SELECTS THE ENFPS2 BIT AS THE ENABLE SOURCE.
2) THE ENFPS2 BIT IS SET HIGH WHICH CAUSES EIGHT INTERNAL SEQUENCING EVENTS. EACH REGULATOR IS ENABLED AT THE SEQUENCING EVENT THAT
CORRESPONDS TO ITS FLEXIBLE SEQUENCER CONFIGURATION REGISTER.
3) THE ENFPS2 BIT IS CLEARED TO LOW WHICH CAUSES AND EIGHT INTERNAL SEQUENCING EVENTS. EACH REGULATOR IS DISABLED AT THE SEQUENCING EVENT
THAT CORRESPONDS TO ITS FLEXIBLE SEQUENCER CONFIGURATION REGISTER.
4) LDO0, LDO1, LDO2, AND LDO3 ARE OFF.
Figure 28. Example Timing Diagram: Flexible Power Sequencer

Table 11. Example Configuration of the Flexible Power Sequencer
FPS MASTER TIMER PERIOD ENABLE FPS SLAVE ENABLE POWER UP POWER DOWN
CONFIGURATION (MS) SOURCE CONFIGURATION SOURCE DELAYS DELAYS
FPS0 1.28 EN0 SD0 Bit or EN2 N/A N/A
FPS1 1.28 EN1 SD1 FPS1 3 4
FPS2 N/A N/A SD2 FPS1 6 2
SD3 BIT N/A N/A
LDO0 FPS1 6 2
LDO1 FPS1 3 4
LDO2 BIT N/A N/A
LDO3 FPS1 6 2
LDO4 FPS0 2 5
LDO5 FPS1 3 3
LDO6 FPS0 4 3
LDO7 BIT N/A N/A
LDO8 BIT N/A N/A
GPIO1 FPS0 4 3
GPIO2 FPS0 0 7
GPIO3 AME3 = 0 N/A N/A
nRESET_OUT FPS0 7 1
Commitment Time Table 12. Changing Enable Sources

If the FPS begins a power-up sequence, it is committed Behavior
to completing that sequence (see tFPSCON in Figure 28).
In other words, if the FPS begins a power-up sequence, EXISTING ENABLE NEW ENABLE REGULATOR
and then a power-down event (such as RSI) is initiated SOURCE: STATE SOURCE: STATE BEHAVIOR
before the power-up is complete, that power-down event FPS or software: FPS or software: Turns off within
waits in a queue and executes after the FPS power-up enabled disabled 6.6µs
sequence is complete. Similarly, if the FPS begins a FPS or software: FPS or software: Turns on within
power-down sequence, it is committed to completing that disabled enabled 6.6µs
sequence (see tFPSCOFF in Figure 28). In other words,
FPS or software:
if the FPS begins a power-down sequence, and then a FPS: enabled
enabled
Remains on
power-up event (such as ACOK) is initiated before the
power-down is complete, that power-up event waits in a Software: enabled FPS: enabled Remains on
queue and executes after the FPS power-up sequence is FPS or software: FPS or software:
Remains off
complete. Note that the above comments are applicable disabled disabled
to all resources that can be assigned to the FPS (GPIO,
Note an FPS enabled source is any of the seven flexible power
BUCK, LDO). sequencers, a software enabled source is the dedicated enable
bit that is in location B0 of each regulator’s enabled register.
Changing Regulator Enable Source
The FPS allows the regulator enable sources to be Ten regulators are assigned to FPS#1 and enabled in a
changed at any time. Table 12 illustrates what happens given sequence. No regulators are assigned to FPS#2
when changing enable sources. but FPS#2 is enabled. Then, three of the regulator enable
Example 14: Powering up ten regulators on sequencer 1 sources are changed from FPS#1 to FPS#2. Since both
and then reassigning three of them to sequencer 2. FPS#1 and FPS#2 are enabled during the change, the
regulators remain on. Finally, the three regulators on
FPS#2 can then be enabled/disabled independently.

I2C Interface and Interrupt Output Features
The IC features a revision 3 I2C-compatible, 2-wire ●● I2C Revision 3 Compatible Serial Communications
serial interface consisting of a bidirectional serial data Channel
line (SDA) and a serial clock line (SCL). The IC acts as a • 0Hz to 100kHz (Standard Mode)
slave-only device where it relies on the master to gener- • 0Hz to 400kHz (Fast Mode)
ate a clock signal. SCL clock rates from 0Hz to 3.4MHz • 0Hz to 1MHz (Fast-Mode Plus)
are supported. • 0Hz to 3.4MHz (High-Speed Mode)
I2C is an open-drain bus and therefore SDA and SCL ●● Does not Utilize I2C Clock Stretching
require pullup resistors. Optional resistors (24Ω) in series
with SDA and SCL protect the device inputs from high- ●● I2C Watchdog Timer
voltage spikes on the bus lines. Series resistors also I2C System Configuration
minimize cross-talk and undershoot on bus signals. The I2C bus is a multi-master bus. The maximum number
Figure 29 shows the functional diagram for the I2C of devices that can attach to the bus is only limited by bus
based communications controller. For additional informa- capacitance.
tion on I2C, refer to the I2C-bus specification and user Figure 30 shows an example of a typical I2C system. A
manual that is available from NXP (document title: device on the I2C bus that sends data to the bus in called
UM10204). a ”transmitter”. A device that receives data from the bus
is called a “receiver”. The device that initiates a data
transfer and generates the SCL clock signals to control
the data transfer is a “master.” Any device that is being
addressed by the master is considered a “slave.” The IC
is a slave on the I2C bus and it can be both a transmitter
and a receiver.
COMMUNICATIONS CONTROLLER
INI2C
SCL INTERFACE
DECODERS
SDA SHIFT REGISTERS
BUFFERS
GND
COM
PERIPHERAL PERIPHERAL PERIPHERAL PERIPHERAL PERIPHERAL

0 1 2 N-1 N
Figure 29. Functional Logic Diagram: Communications Controller
SDA
SCL
MASTER SLAVE MASTER

SLAVE SLAVE
TRANSMITTER/ TRANSMITTER/ TRANSMITTER/
RECEIVER TRANSMITTER
RECEIVER RECEIVER RECEIVER
Figure 30. Functional Logic Diagram: Communications Controller

I2C Interface Power transmission by issuing a not-acknowledge followed by
The I2C interface derives its power from INI2C. Typically, a STOP condition (see the I2C Acknowledge Bit section
a power input such as INI2C would require a local 0.1µF for information on not-acknowledge). The STOP condi-
ceramic bypass capacitor to ground. However, in highly tion frees the bus. To issue a series of commands to the
integrated power distribution systems, a dedicated capac- slave, the master can issue repeated start (Sr) commands
itor may not be necessary. If the impedance between instead of a STOP command in order to maintain control
INI2C and the next closest capacitor (≥ 0.1µF) is less than of the bus. In general, a repeated start command is func-
100mΩ in series with 10nH, then a local capacitor is not tionally equivalent to a regular start command.
needed. Otherwise, place a local 0.1µF ceramic bypass When a STOP condition or incorrect address is detected,
capacitor from INI2C to ground. the IC internally disconnects SCL from the serial interface
INI2C accepts voltages from 1.7V to 3.6V (VINI2C). until the next START condition, minimizing digital noise
Cycling VINI2C does not reset the I2C registers. and feed-through.
I2C Data Transfer I2C Acknowledge Bit

One data bit is transferred during each SCL clock cycle. Both the I2C bus master and the IC (slave) generate
The data on SDA must remain stable during the high acknowledge bits when receiving data. The acknowledge
period of the SCL clock pulse. Changes in SDA while bit is the last bit of each nine-bit data packet. To generate
SCL is high are control signals (see the I2C Interface and an acknowledge (A), the receiving device must pull SDA
Interrupt Output section). low before the rising edge of the acknowledge-related
clock pulse (ninth pulse) and keep it low during the high
Each transmit sequence is framed by a START (S) condi- period of the clock pulse (Figure 33). To generate a not-
tion and a STOP (P) condition. Each data packet is nine acknowledge (nA), the receiving device allows SDA to be
bits long: eight bits of data followed by the acknowledge pulled high before the rising edge of the acknowledge-
bit. Data is transferred with the MSB first. related clock pulse and leaves it high during the high
I2C Start and Stop Conditions period of the clock pulse.
When the serial interface is inactive, SDA and SCL idle Monitoring the acknowledge bits allows for detection
high. A master device initiates communication by issuing of unsuccessful data transfers. An unsuccessful data
a START condition. A START condition is a high-to-low transfer occurs if a receiving device is busy or if a system
transition on SDA with SCL high. A STOP condition is a low- fault has occurred. In the event of an unsuccessful data
to-high transition on SDA, while SCL is high (Figure 32). transfer, the bus master should reattempt communication
A START condition from the master signals the begin- at a later time.
ning of a transmission to the IC. The master terminates
S Sr P
SDA
tSU;STA tSU;STO
SCL
tHD;STA tHD;STA
Figure 31. START and STOP Conditions
NOT ACKNOWLEDGE (nA)

S ACKNOWLEDGE (A)
SDA
tSU;DAT
tHD;DAT
SCL
1 2 8 9
Figure 32. Acknowledge Bits

I2C Slave Address I2C General Call Address
The IC implements 7-bit slave addressing. An I2C bus The IC does not implement the I2C specifications “gen-
master initiates communication with a slave device eral call address.” If the IC sees the general call address
(MAX77863) by issuing a START condition followed (0b0000_0000), it does not issue an acknowledge.
by the slave address. As shown in Table 13, the IC
slave addresses are factory programmable with OTP_ I2C Watchdog Timer
I2CADDR[1:0]. With any one programming option of The IC contains an I2C watchdog timer to ensure reliable
OTP_I2CADDR[1:0], the IC responds to only four slave operation of the I2C bus. This I2C watchdog timer helps
addresses; all other slave addresses are ignored. the system recover from I2C bus hang-ups that can occur
when devices on an I2C bus operate out of sync from
Figure 33 is an example of the slave address byte
each other due to noise or poor system design.
format using the RTCs slave address. As shown, the
slave address byte consists of seven address bits and In many cases, I2C bus hang-ups can be cleared by the
a read/write bit (R/nW). After receiving any of the slave master. The master can clear the I2C bus by issuing nine
addresses shown in Table 13, the IC issues an acknowl- consecutive stop commands. In all known cases, the
edge by pulling SDA low during the ninth clock cycle. device’s I2C state machine is cleared whenever the mas-
ter issues nine consecutive stop commands. However, to
I2C Clock Stretching account for unforeseen system issues, the I2C watchdog
In general, the clock signal generation for the I2C bus is timer serves as a backup protection method for I2C bus
the responsibility of the master device. The I2C specifica- hang-ups.
tion allows slow slave devices to alter the clock signal by The I2C watchdog timer is disabled by default. With the
holding down the clock line. The process in which a slave I2C watchdog timer disabled, the device meets the 0Hz
device holds down the clock line is typically called clock SCL frequency requirements in the I2C specification
stretching. The IC does not use any form of clock stretch- (UM10204). In many cases, this 0Hz capability is not
ing to hold down the clock line. needed. Activating the I2C watchdog timer defeats the
0Hz specification of I2C.
Table 13. MAX77863 I2C Slave Addresses

RTC SLAVE ADDRESS RTC SLAVE PMIC/GPIO SLAVE PMIC/GPIO SLAVE
OTP_ I2C ADDR[1:0]
WRITE ADDRESS READ ADDRESS WRITE ADDRESS READ
0b00 0x90, 0b1001_0000 0x91, 0b1001_0001 0x38, 0b0011_1000 0x39, 0b0011_1001
0b01 0x94, 0b1001_0100 0x95, 0b1001_0101 0x3C, 0b0011_1100 0x3D, 0b0011_1101
0b10 0xD0, 0b1101_0000 0xD1, 0b1101_0001 0x78, 0b0111_1000 0x79, 0b0111_1001
0b11 0xD4, 0b1101_0100 0xD5, 0b1101_0101 0x7C, 0b0111_1100 0x7D, 0b0111_1101
Slave Address is constructed with M, O, M, M, M, O, M, R/nW

where:
M = bit fixed in metal
O = factory programmable OTP bit
R/nW = user controlled Read/Write bit
ACKNOWLEDGE
S
SDA 1 1 0 1 0 0 0 R/nW A
SCL 1 2 3 4 5 6 7 8 9
Figure 33. Slave Address Byte Example Using the Power Management Slave Address

Enable the I2C watchdog timer with the I2CTWD[1:0] bits. pullup resistor is dissipating power, and lower value pullup
With the I2C watchdog timer enabled, the device monitors resistors dissipate more power (V2/R).
the time between a START and STOP condition. If this Operating in high-speed mode requires some special
time ever exceeds the programmed I2C watchdog timer considerations. For a full list of considerations, see the
period, the MAX77863 I2C state machine is reset. I2C specification. The major considerations with respect
Note that the IC contains both a system watchdog timer to the MAX77863 are:
and an I2C watchdog timer. See the System Watchdog ●● The I2C bus master uses current source pullups to
Timer section for more information. shorten the signal rise times.
I2C Communication Speed ●● The I2C slave must use a different set of input filters
The IC is compatible with all four communication speed on its SDA and SCL lines to accommodate for the
ranges as defined by the revision 3 I2C specification: higher bus speed.
●● 0Hz to 100kHz (standard mode) ●● The communication protocols need to utilize the high-
speed master code.
●● 0Hz to 400kHz (fast mode)
At power-up and after each stop condition, the device
●● 0Hz to 1MHz (fast-mode plus)
input filters are set for standard mode, fast mode, or fast-
●● 0Hz to 3.4MHz (high-speed mode) mode plus (i.e., 0Hz to 1MHz). To switch the input filters
Operating in standard mode, fast mode, and fast-mode for high-speed mode, use the high-speed master code
plus does not require any special protocols. The main protocols that are described in the I2C Communication
consideration when changing the bus speed through Protocols section.
this range is the combination of the bus capacitance and
I2C Communication Protocols
pullup resistors. Higher time constants created by the
bus capacitance and pullup resistance (C x R) slow the The IC supports both writing and reading from its regis-
bus operation. Therefore, when increasing bus speeds, ters. Table 13 shows the I2C communication protocols
the pullup resistance must be decreased to maintain a for each functional block. The power management and
reasonable time constant. Refer to the “Pullup Resistor GPIO functions use the same communications pro-
Sizing” section of the I2C Revision 3 specification for tocols. The Real-Time Clock (RTC) section does not
detailed guidance on the pullup resistor selection. In gen- support the “writing multiple bytes using register-data
eral, for bus capacitances of 200pF, a 100kHz bus needs pairs” protocol—instead, the Real-Time Clock (RTC)
5.6kΩ pullup resistors, a 400kHz bus needs about 1.5kΩ section supports the “writing to sequential registers”
pullup resistors, and a 1MHz bus needs 680Ω pullup protocol.
resistors. Note that when the open-drain bus is low, the
Table 14. I2C Communication Protocols Supported by Different Functional Blocks

POWER MANAGEMENT AND GPIO RTC
Writing to a single register Writing to a single register
Writing multiple bytes using register-data pairs Writing to sequential registers
Reading from a single register Reading from a single register
Reading from sequential registers Reading from sequential registers

Writing to a Single Register done writing it issues a stop or repeated start. This pro-
Figure 34 shows the protocol for the I2C master device to tocol is recommended when writing the RTC timekeeping
write one byte of data to the IC. This protocol is the same registers (RTC_SEC, RTC_MIN, RTC_HOURS, RTC_
as the SMBus specification’s “write byte” protocol. WEEKDAY, RTC_DATE, RTC_MONTH, RTC_YEAR1,
RTC_YEAR2).
The “write byte” protocol is as follows:
The “writing to sequential registers” protocol is as follows:
1) The master sends a start command (S).
2) The master sends the 7-bit slave address followed by
a write bit (R/nW = 0). 2) The master sends the 7-bit slave address followed by
a write bit (R/nW = 0).
3) The addressed slave asserts an acknowledge (A) by
pulling SDA low. 3) The addressed slave asserts an acknowledge (A) by
pulling SDA low.
4) The master sends an 8-bit register pointer.
4) The master sends an 8-bit register pointer.
5) The slave acknowledges the register pointer.
5) The slave acknowledges the register pointer.
6) The master sends a data byte.
6) The master sends a data byte.
7) The slave updates with the new data.
7) The slave acknowledges the data byte. The next
8) The slave acknowledges or not acknowledges the data rising edge on SDA loads the data byte into its target
byte. The next rising edge on SDA loads the data byte register and the data becomes active.
into its target register and the data becomes active.
8) Steps 6 to 7 are repeated as many times as the
9) The master sends a stop condition (P) or a repeated master requires.
start condition (Sr). Issuing a P ensures that the bus in-
put filters are set for 1MHz or slower operation. Issuing 9) During the last acknowledge related clock pulse, the
an Sr leaves the bus input filters in their current state. master can issue an acknowledge or a not-acknowl-
edge.
Writing to Sequential Registers 10) The master sends a stop condition (P) or a repeat-
Figure 35 shows the protocol for writing to sequential ed start condition (Sr). Issuing a P ensures that the
registers. This protocol is similar to the “write byte” bus input filters are set for 1MHz or slower operation.
protocol (Figure 34) except the master continues to write Issuing an Sr leaves the bus input filters in their
after it receives the first byte of data. When the master is current state.
LEGEND
MASTER TO SLAVE SLAVE TO MASTER
1 7 1 1 8 1 8 1 1 NUMBER OF BITS
S SLAVE ADDRESS 0 A REGISTER POINTER A DATA A or nA P or Sr*
R/nW
THE DATA IS LOADED INTO
THE TARGET REGISTER AND
BECOMES ACTIVE DURING
SDA B1 B0 A THIS RISING EDGE
ACKNOWLEDGE
SCL 7 8 9
*P FORCES THE BUS FILTERS TO SWITCH
TO THEIR <= 1MHz MODE. Sr LEAVES THE
BUS FILTERS IN THEIR CURRENT STATE
Figure 34. Writing to a Single Register with the “Write Byte” Protocol

LEGEND
1 7 1 1 8 1 8 1 NUMBER OF BITS
S SLAVE ADDRESS 0 A REGISTER POINTER X A DATA X A
α
R/nW
8 1 8 1 NUMBER OF BITS
DATA X+1 A DATA X+2 A
α α
8 1 8 1 1 NUMBER OF BITS
DATA n-1 A DATA n A or nA P or Sr*
α β

THIS RISING EDGE
SDA B1 B0 A B9
ACKNOWLEDGE
SCL 7 8 9 1
DETAIL: α

THIS RISING EDGE
SDA B1 B0 A
ACKNOWLEDGE
*P FORCES THE BUS
SCL 7 8 9 FILTERS TO SWITCH TO
DETAIL: β
THEIR <=1MHz MODE. Sr
LEAVES THE BUS FILTERS IN
THEIR CURRENT STATE
Figure 35. Writing to Sequential Register “x” to “n”

Writing Multiple Bytes 3) The addressed slave asserts an acknowledge by
Using Register-Data Pairs pulling SDA low.
Figure 36 shows the protocol for the I2C master device 4) The master sends an 8-bit register pointer.
to write multiple bytes to the IC using register-data pairs. 5) The slave acknowledges the register pointer.
This protocol allows the I2C master device to address the
slave only once and then send data to multiple registers 6) The master sends a data byte.
in a random order. Registers can be written continuously 7) The slave acknowledges the data byte. The next
until the master issues a stop condition. rising edge on SDA loads the data byte into its target
The “Writing Multiple Bytes using Register- register and the data becomes active.
Data Pairs” protocol is not supported by the RTC 8) Steps 4 to 7 are repeated as many times as the
functional block. master requires.
The “multiple byte register-data pair” protocol is as follows: 9) The master sends a stop condition. During the ris-
ing edge of the stop related SDA edge, the data byte
1) The master sends a start command.
that was previously written is loaded into the target
2) The master sends the 7-bit slave address followed by register and becomes active.
a write bit.
LEGEND
1 7 1 1 8 1 8 1 NUMBER OF BITS
S SLAVE ADDRESS 0 A REGISTER POINTER X A DATA X A
α
R/nW
8 1 8 1 NUMBER OF BITS
REGISTER POINTER n A DATA n A
α
8 1 8 1 1 NUMBER OF BITS
REGISTER POINTER Z A DATA Z A P
β
THIS RISING EDGE.
SDA B1 B0 A B9
ACKNOWLEDGE
SCL 7 8 9 1
DETAIL: α

THIS RISING EDGE.
SDA B1 B0 A
ACKNOWLEDGE
SCL 7 8 9
DETAIL: β
Figure 36. Writing to Multiple Registers with the “Multiple Byte Register-Data Pair” Protocol

Reading from a Single Register all the data it requires it issues a not-acknowledge (nA)
Figure 37 shows the protocol for the I2C master device and a stop (P) to end the transmission. This continuous
to read one byte of data to the MAX77863. This protocol read protocol is recommended when reading from the
is the same as the SMBus specification’s “Read Byte” RTC timekeeping registers (RTC_SEC, RTC_MIN, RTC_
protocol. HOURS, RTC_WEEKDAY, RTC_DATE, RTC_MONTH,
RTC_YEAR1, RTC_YEAR2). When reading the RTC
The “read byte” protocol is as follows: timekeeping registers, secondary buffers are used to
1) The master sends a start command (S). prevent errors when the internal registers update. The
2) The master sends the 7-bit slave address followed by secondary buffers are loaded with the timekeeping regis-
a write bit (R/nW = 0). ter data during an address read byte to the RTC (0xD1)
and when the register pointer rolls over to zero. The time
3) The addressed slave asserts an acknowledge (A) by
information is read from these secondary registers, while
pulling SDA low.
the clock continues to run. This eliminates the need to
4) The master sends an 8-bit register pointer. reread the registers in case the main registers update
5) The slave acknowledges the register pointer. during a read.
6) The master sends a repeated start command (Sr). The “Continuous Read from Sequential Registers” proto-
7) The master sends the 7-bit slave address followed by col is as follows:
a read bit (R/nW = 1). 1) The master sends a start command (S).
8) The addressed slave asserts an acknowledge by pull- 2) The master sends the 7-bit slave address followed by
ing SDA low. a write bit (R/nW = 0).
9) The addressed slave places 8-bits of data on the bus 3) The addressed slave asserts an acknowledge (A) by
from the location specified by the register pointer. pulling SDA low.
10) The master issues a not-acknowledge (nA). 4) The master sends an 8-bit register pointer.
11) The master sends a stop condition (P) or a repeat- 5) The slave acknowledges the register pointer.
ed start condition (Sr). Issuing a P ensures that the 6) The master sends a repeated start command (Sr).
bus input filters are set for 1MHz or slower operation.
7) The master sends the 7-bit slave address followed by
Issuing an Sr leaves the bus input filters in their
a read bit (R/nW = 1). When reading the RTC time-
current state.
keeping registers, secondary buffers are loaded with
Note that when the IC receives a stop it does not modify the timekeeping register data during this operation.
its register pointer.
8) The addressed slave asserts an acknowledge by pull-
Reading from Sequential Registers ing SDA low.
Figure 35 shows the protocol for reading from sequential 9) The addressed slave places 8-bits of data on the bus
registers. This protocol is similar to the “read byte” pro- from the location specified by the register pointer.
tocol except the master issues an acknowledge to signal 10) The master issues an acknowledge (A) signaling the
the slave that it wants more data—when the master has slave that it wishes to receive more data.
LEGEND *P FORCES THE BUS FILTERS TO SWITCH

TO THEIR <=1MHz MODE. Sr LEAVES THE
MASTER TO SLAVE SLAVE TO MASTER BUS FILTERS IN THEIR CURRENT STATE.
NUMBER
1 7 1 1 8 1 1 7 1 1 8 1 1
OF BITS
S SLAVE ADDRESS 0 A REGISTER POINTER X A Sr SLAVE ADDRESS 1 A DATA X nA P or Sr*
R/nW R/nW
Figure 37. Reading from a Single Register with the “Read Byte” Protocol

11) Steps 9 to 10 are repeated as many times as the 4) The addressed slave issues a not acknowledge (nA).
master requires. Following the last byte of data, the 5) The master can now increase its bus speed up to
master must issue a not acknowledge (nA) to signal 3.4MHz and issue any read/write operation.
that it wishes to stop receiving data.
6) The master can continue to issue high-speed read/
12) The master sends a stop condition (P) or a repeated write operations until a stop (P) is issued. To continue
start condition (Sr). Issuing a stop (P) ensures that operations in high-speed mode, use repeated start
the bus input filters are set for 1MHz or slower opera- (Sr) commands instead of stop (P) comments. Issuing
tion. Issuing an Sr leaves the bus input filters in their a stop (P) sets the bus for 1MHz or slower operation.
current state.
Note that when the IC receives a stop it does not modify
Factory OTP
its register pointer. To optimize system flexibility, the IC offers many one-
time programmable (OTP) options. These OTP options
Engaging HS-Mode for can only be programmed by Maxim during the end-of-
Operation up to 3.4MHz line production test. Many OTP options set the reset
Figure 39 shows the protocol for engaging HS-mode value of registers; in this case, the default value is
operation. HS-mode operation allows for a bus operating listed by an “x” in the register table. Additional OTP
speed up to 3.4MHz. options that are not part of the basic register set are
The “Engaging HS-Mode” protocol is as follows: summarized in Table 15. If non-standard OTP settings
are desired, contact Maxim; minimum order quantities
1) Begin the protocol while operating at a bus speed of may apply.
1MHz or lower.
3) The master sends the 8-bit master code of 0b0000
1XXX where 0bXXX are don’t care bits.
LEGEND *P FORCES THE BUS FILTERS TO SWITCH TO

MASTER TO SLAVE SLAVE TO MASTER THEIR <=1MHz MODE. Sr LEAVES THE BUS
FILTERS IN THEIR CURRENT STATE.
1 7 1 1 8 1 1 7 1 1 8 1 NUMBER OF BITS
S SLAVE ADDRESS 0 A REGISTER POINTER X A Sr SLAVE ADDRESS 1 A DATA X A
R/nW R/nW
8 1 8 1 8 1 NUMBER OF BITS
DATA X+1 A DATA X+2 A DATA X+3 A
8 1 8 1 8 1 1 NUMBER OF BITS
DATA n-2 A DATA n-1 A DATA n nA P or Sr*
Figure 38. Reading Continuously from Sequential Registers “x” to “n”
LEGEND
1 8 1 1
ANY READ/WRITE PROTOCOL ANY READ/WRITE PROTOCOL ANY READ/WRITE
S HS-MASTER CODE nA Sr Sr Sr P
FOLLOWED BY Sr FOLLOWED BY Sr PROTOCOL
FAST-MODE HS-MODE FAST-MODE
Figure 39. Engaging HS-Mode

Table 15. OTP Bit Descriptions
FUNCTIONAL
BIT NAME DESCRIPTION
BLOCK
32kHz 32K_OUT0 Output Driver Stage Configuration

Buffered OTP_32K 0 = The 32K_OUT0 output driver is a push-pull stage between ground and GPIO_INB.
Output 1 = The 32K_OUT0 output driver is an open-drain stage.
Step-Down Regulator Soft-Start Rate

Step-Down
OTP_SD_SS 0 = 12.5mV/µs
Regulators
1 = 25mV/µs
Enable 0 Active Low (Figure 20)

On/Off
OTP_EN0AL 0 = EN0 is active-high
Controller
1 = EN0 is active-low
Enable 1 Active-Low (Figure 20)

On/Off
OTP_EN1AL 0 = EN1 is active-high
Controller
1 = EN1 is active-low
AC Okay Active-Low (Figure 23)

On/Off
OTP_ACOKAL 0 = ACOK is active-high
Controller
1 = ACOK is active-low
LID Active-Low (Figure 24)

On/Off
OTP_LIDAL 0 = LID is active-high
Controller
1 = LID is active-low
SHDN Active-Low (Figure 25)

On/Off
OTP_SHDNAL 0 = SHDN is active-high
Controller
1 = SHDN is active-low
If OTP_WDTEN = 0, then WDTEN can be changed at any time.

System
If OTP_WDTEN = 1, then once WDTEN is set the watchdog timer cannot be disabled by
Watchdog OTP_WDTEN
clearing WDTEN. Once enabled, the system watchdog timer runs until a global shutdown
Timer
occurs or the power off (PWR_OFF) functions is initiated.
System
If OTP_WDTT = 0, then TWD[1:0] can be changed at any time.
Watchdog OTP_WDTT
If OTP_WDTT = 1, then TWD[1:0] can only be changed when WDTEN = 0.
Timer
Reset Output Deassert Delay Time

0b00 = 1.28ms
nRST_IO OTP_TRSTO[1:0] 0b01 = 10.24ms
0b10 = 40.96ms
0b11 = 81.92ms
I2C OTP_I2CADDR[1:0] I2C Address Selection Bits. See Table 13.
Manual Reset Global Shutdown Control. See the Global Resources section for more
information on global shutdown.
Global 0 = The device shuts down due to a manual-reset event and stays off until a wakeup
OTP_MR
Resources event is generated.
1 = The device shuts down due to a manual-reset event and automatically generates its
own wakeup.

Register Descriptions
REGISTER NAME CID0
I2C Slave Address 0x3C
Register Address 0x58
Access Type Read
Reset Condition Fixed

Serial number least-significant byte
B[7:0] SR[7:0]
SR[23:16] + SR[15:8] + SR[7:0] form a 24-bit serial number
Global Configuration Register 1

REGISTER NAME CNFGGLBL1
0b xx01 xx1x
Reset Value
(“x” is an OTP bit)
Access Type Read/write
Reset Condition VRTC < VVRTC_UVLO

B7 RSVD Reserved - Write to 0b1
Main-Battery Low-Power Down
B6 MBLPD 0 = MBATTLOW does not cause a global shutdown.
1 = MBATTLOW rising forces a global shutdown.
Low-Battery Comparator 0x00 = 100mV 0x02 = 300mV

B[5:4] LBHYST
Hysteresis 0x01 = 200mV 0x03 = 400mV
0b000 = 2.7V 0b100 = 3.1V
Low-Battery DAC Falling 0b001 = 2.8V 0b101 = 3.2V

B[3:1] LBDAC[2:0]
Threshold (VMONL) 0b010 = 2.9V 0b110 = 3.3V
0b011 = 3.0V 0b111 = 3.4V
Low-Battery Monitor to nRST_IO Enable (Figure 1)

0 = The low-battery monitor only generates the MBATTLOW status bit and the
B0 LBRSTEN MBATTLOW_R interrupt bit.
1 = In addition to the bits mentioned above, the low-battery monitor also pulls nRST_IO low
when VMON is less than VMONL.

CNFGGLBL2: Global Configuration Register 2
REGISTER NAME CNFGGLBL2
0b 0000 0x11
Reset Value
(“x” is an OTP bit)
Reset Condition Global shutdown
I2C Watchdog Timer Period

0b00 = I2C watchdog timer is disabled.
B[7:6] I2CTWD[1:0] 0b01 = 1.33ms
0b10 = 35.7ms
0b11 = 41.7ms
Global Low-Power Mode

0 = The global low-power mode signal is logic low. Devices that have been programmed to follow
the global low-power mode signal operates in their normal-power modes.
B5 GLBL_LPM 1 = The global low-power mode signal is logic high. Devices that have been programmed to follow
the global low-power mode signal operates in their low-power modes.
Note that this bit is logically ORed with the alternative mode operation of GPIO0.
B4 Reserved. Write to 1. Read is don’t care.

System Watchdog Timer Automatic Clear in the SLEEP Mode
B3 WDTSLPC 0 = The system watchdog timer does not automatically clear in the sleep state.
1 = The system watchdog timer automatically clears in the sleep state.
System Watchdog Timer Enable

0 = System watchdog timer disabled.
1 = System watchdog timer enabled.
B2 WDTEN
If OTP_WDTEN = 0, then WDTEN can be changed at any time.
If OTP_WDTEN = 1, then once WDTEN is set the watchdog timer cannot be disabled by clearing
WDTEN. Once enabled, the system watchdog timer runs until a global shutdown occurs.
System Watchdog Timer Period

0b00 = 2s
0b01 = 16s
0b10 = 64s
B[1:0] TWD[1:0] 0b11 = 128s
If OTP_WDTT = 0, then TWD can be changed at any time. If the value of TWD needs to be
changed, clear the system watchdog timer first (WDTC[1:0] = 0b01), then change the value of
TWD.
If OTP_WDTT = 1, then TWD can only be changed when WDTEN = 0.

CNFGGLBL3: Global Configuration Register 3
REGISTER NAME GLBLCNFG3
Reset Value 0x00
BIT NAME DESCRIPTION DEFAULT

B7 Reserved 0
B6 Reserved 0
B5 Reserved 0
B4 Reserved 0
B3 Reserved 0
B2 Reserved 0
System Watchdog Timer Clear. Writing 0b01 to these bits clears the watchdog timer.
These bits automatically reset to 0b00 after they are written to 0b01.
0b00 = The system watchdog timer is not cleared.
B[1:0] WDTC[1:0] 0b00
0b01 = The system watchdog timer is cleared.

IRQTOP: Top Level Interrupt Register
REGISTER NAME IRQTOP
Reset Value 0x00
Access Type Read
Special Features IRQTOP is cleared when read.

Top-Level Global Interrupt
B7 IRQ_GLBL 0 = No unmasked interrupts pending in the INTLBT register 0
1 = There are unmasked interrupts pending in the INTLBT register
Top-Level Step-Down Interrupt
B6 IRQ_SD 0 = No unmasked interrupts pending in the IRQSD register 0
1 = There are unmasked interrupts pending in the IRQSD register
Top-Level LDO Interrupt

0 = No unmasked interrupts pending in the IRQ_LVL2_L0-7 or IRQ_LVL2_L8
B5 IRQ_LDO registers. 0
1 = There are unmasked interrupts pending in the IRQ_LVL2_L0-7 or
IRQ_LVL2_L8 registers.
Top-Level GPIO Interrupt

B4 IRQ_GPIO 0 = No unmasked interrupts pending in the IRQ_LVL2_GPI register. 0
1 = There are unmasked interrupts pending in the IRQ_LVL2_GPI register.
Top-Level RTC Interrupt
B3 IRQ_RTC 0 = No unmasked interrupts pending in the RTCINT register. 0
1 = There are unmasked interrupts pending in the RTCINT register.
Top-Level 32kHz Oscillator Interrupt

0 = The 32kHz crystal oscillator has not failed since the last time this bit was read.
B2 IRQ_32K 0
1 = The 32kHz crystal oscillator has failed since the last time this bit was read.
See the 32K_OK bit for the oscillator status.
Top-Level On/Off Controller Interrupt

B1 IRQ_ONOFF 0 = No unmasked interrupts pending in the ONOFFIRQ register. 0
1 = There are unmasked interrupts pending in the ONOFFIRQ register.
B0 Reserved 0

IRQTOPM: Top Level Interrupt Mask Register
IRQTOPM masks interrupts generated by the top level IRQ register IRQTOP. See Figure 2 for a logic diagram showing
the IRQTOP and IRQTOPM bits.
REGISTER NAME IRQTOPM

Register Address 0x0D
Reset Value 0x75
Top-Level Global Interrupt Mask. IRQ_GLBLM blocks the interrupts from the global
resources (INTLBT register) from affecting the nIRQ pin as shown in Figure 2.
Be careful not to confuse IRQ_GLBLM with GLBLM. GLBLM blocks all interrupts
B7 IRQ_GLBLM 0
from affecting the nIRQ pin as shown in Figure 2.
0 = Unmasked
1 = Masked
Top-Level Step-Down Interrupt Mask

B6 IRQ_SDM 0 = Unmasked 1
1 = Masked
Top-Level LDO Interrupt Mask
B5 IRQ_LDOM 0 = Unmasked 1
1 = Masked
Top-Level GPIO Interrupt Mask
B4 IRQ_GPIOM 0 = Unmasked 1
1 = Masked
Top-Level RTC Interrupt Mask
B3 IRQ_RTCM 0 = Unmasked 0
1 = Masked
Top-Level 32kHz Oscillator Interrupt Mask
B2 IRQ_32KM 0 = Unmasked 1
1 = Masked
Top-Level On/Off Controller Interrupt Mask
B1 IRQ_ONOFFM 0 = Unmasked 0
1 = Masked
B0 Reserved 1

INTENLBT
INTENLBT enables/disables interrupts generated by the low-battery monitor and the 120°C and 140°C thermal monitor
comparators.
REGISTER NAME INTENLBT

Register Address 0x0E
Reset Value 0x00

B[7:4] Reserved 0b0000
Low-Battery Interrupt Mask

B3 LBM 0 = Unmasked 0
1 = Masked
120°C Thermal Alarm 1 Interrupt Mask

B2 TJALRM1M 0 = Unmasked 0
1 = Masked
140°C Thermal Alarm 2 Interrupt Mask

B1 TJALRM2M 0 = Unmasked 0
1 = Masked
Global Interrupt Mask. IRQ_GLBLM blocks the interrupts from the global
resources (INTLBT register) from affecting the nIRQ pin as shown in
Figure 2. Be careful not to confuse IRQ_GLBLM with GLBLM. GLBLM blocks
B0 GLBLM 0
all interrupts from affecting the nIRQ pin as shown in Figure 2.
0 = Unmasked
1 = Masked

STATLBT: Low-Battery and Thermal Monitor Status
STATLBT shows the status of the low-battery monitor and thermal monitors.
REGISTER NAME STATLBT

Reset Value 0x10
Access Type Read

B[7:4] Reserved. These bits can be written to any value. They always read 0b0001. 0b0001
Main-Battery Low Voltage. See Figure 1 for a simplified drawing.

B3 MBATTLOW 0 = VMON > VMONL 0
1 = VMON < VMONL
120°C Thermal Alarm Status Bit

B2 TJALRM1 0 = TJ < TJ120 0
1 = TJ > TJ120
140°C Thermal Alarm Status Bit

B1 TJALRM2 0 = TJ < TJ140 0
1 = TJ > TJ140
Software Version Of The Unmasked nIRQ MOSFET Gate Drive (Figure 1)

B0 IRQ 0 = Unmasked gate drive is logic-low. 0
1 = Unmasked gate drive is logic-high.

INTLBT: Low-Battery and Thermal Monitors Interrupt Register
INTLBT shows the interrupts for the status of the low-battery monitor and thermal monitors.
REGISTER NAME INTLBT

Reset Value 0x00
Access Type Read
Special Features Clear on read
TRIGGER
TYPE
B[7:4] Reserved 0b0000 N/A
Low-Main Battery Interrupt

0 = VMON has not fallen below VMONL since the last time this bit was Rising
B3 MBATTLOW_R 0
read. edge
1 = VMON has fallen below VMONL since the last time this bit was read.
Interrupt 120C Thermal Flag Bit

Rising
B2 TJALRM1_R 0 = TJ has not risen above TJALRM1 since the list time this bit was read. 0
edge
1 = TJ has risen above TJALRM1 since the list time this bit was read.
Interrupt 140C Thermal Flag Bit
Rising
B1 TJALRM2_R 0 = TJ has not risen above TJALRM21 since the list time this bit was read. 0
edge
1 = TJ has risen above TJALRM2 since the list time this bit was read.
B0 Reserved 0 N/A

Step-Down Regulator Output Voltage Setting Registers
REGISTER NAME VSDx
0x18: SD2
Register Address
0x19: SD3
SD2 0b 0xxx xx00 (“x” is an OTP bit)
Reset Value
SD3: 0b xxxx xx00 (“x” is an OTP bit)
BIT BIT NAME DESCRIPTION

Target Voltage for SD2, SD3
B[7:0] VSDx[7:0]
See the Step-Down Regulator 8-Bit Output Target Output Voltages (SD2, SD3) table.

REGISTER NAME VSD0
I2C Slave Address 0x3C.
Reset Value 0b 0xxx xx00 (“x” is an OTP bit)

Target Voltage for SD0
B[7:0] V[7:0]
See the Step-Down Regulator 8-Bit Output Target Output Voltages (SD0) table.

REGISTER NAME VSD1
Reset Value 0b 0xxx xx00 (“x” is an OTP bit)

Target Voltage for SD1
B[7:0] V[7:0]
See the Step-Down Regulator 8-bit Output Target Output Voltages (SD1) table.

Step-Down Regulator Dynamic Voltage Scaling Output Setting Registers
REGISTER NAME VDVSSD0
Register Address 0x1B
Reset Value 0x20
BIT BIT NAME DESCRIPTION DEFAULT
Dynamic Voltage Management Target Voltage for SD0. See the Step-Down
Regulator 8-Bit Output Target Output Voltages (SD0) table.
B[7:0] VDVSSD0[7:0] To control DVS for SD0 through GPIO5, set AME5 = 1. DIR5 sets whether GPIO5 0x20
is active-high or active-low. With the GPIO5 input active, the step-down regulator’s
target voltage is set by VDVSSD0. With the GPIO5 input inactive, the step-down
regulator’s target voltage is set by VSD0.
Step-Down Regulator Dynamic Voltage Scaling Output Setting Registers

REGISTER NAME VDVSSD1
Register Address 0x1C
Reset Value 0x10
Dynamic Voltage Management Target Voltage for SD1. See the Step-Down
Regulator 8-bit Output Target Output Voltages (SD1) table.
B[7:0] VDVSSD1[7:0] To control DVS for SD1 through GPIO6, set AME6 = 1. DIR6 sets whether GPIO6 0x10
is active-high or active-low. With the GPIO6 input active, the step-down regulator’s
target voltage is set by VDVSSD1. With the GPIO6 input inactive, the step-down
regulator’s target voltage is set by VSD0.

Step-Down Regulator 8-Bit Output Target Output Voltages (SD2, SD3)
0x00 = 0x20 = 0x40 = 0x60 = 0x80 = 0xA0 = 0xC0 = 0xE0 =
reserved 1.0000V 1.4000V 1.8000V 2.2000V 2.6000V 3.0000V 3.4000V
0x01 = 0x21 = 0x41 = 0x61 = 0x81 = 0xA1 = 0xC1 = 0xE1 =
reserved 1.0125V 1.4125V 1.8125V 2.2125V 2.6125V 3.0125V 3.4125V
0x02 = 0x22 = 0x42 = 0x62 = 0x82 = 0xA2 = 0xC2 = 0xE2 =
0.6250V 1.0250V 1.4250V 1.8250V 2.2250V 2.6250V 3.0250V 3.4250V
0x03 = 0x23 = 0x43 = 0x63 = 0x83 = 0xA3 = 0xC3 = 0xE3 =
0.6375V 1.0375V 1.4375V 1.8375V 2.2375V 2.6375V 3.0375V 3.4375V
0x04 = 0x24 = 0x44 = 0x64 = 0x84 = 0xA4 = 0xC4 = 0xE4 =
0.6500V 1.0500V 1.4500V 1.8500V 2.2500V 2.6500V 3.0500V 3.4500V
0x05 = 0x25 = 0x45 = 0x65 = 0x85 = 0xA5 = 0xC5 = 0xE5 =
0.6625V 1.0625V 1.4625V 1.8625V 2.2625V 2.6625V 3.0625V 3.4625V
0x06 = 0x26 = 0x46 = 0x66 = 0x86 = 0xA6 = 0xC6 = 0xE6 =
0.6750V 1.0750V 1.4750V 1.8750V 2.2750V 2.6750V 3.0750V 3.4750V
0x07 = 0x27 = 0x47 = 0x67 = 0x87 = 0xA7 = 0xC7 = 0xE7 =
0.6875V 1.0875V 1.4875V 1.8875V 2.2875V 2.6875V 3.0875V 3.4875V
0x08 = 0x28 = 0x48 = 0x68 = 0x88 = 0xA8 = 0xC8 = 0xE8 =
0.7000V 1.1000V 1.5000V 1.9000V 2.3000V 2.7000V 3.1000V 3.5000V
0x09 = 0x29 = 0x49 = 0x69 = 0x89 = 0xA9 = 0xC9 = 0xE9 =
0.7125V 1.1125V 1.5125V 1.9125V 2.3125V 2.7125V 3.1125V 3.5125V
0x0A = 0x2A = 0x4A = 0x6A = 0x8A = 0xAA = 0xCA = 0xEA =
0.7250V 1.1250V 1.5250V 1.9250V 2.3250V 2.7250V 3.1250V 3.5250V
0x0B = 0x2B = 0x4B = 0x6B = 0x8B = 0xAB = 0xCB = 0xEB =
0.7375V 1.1375V 1.5375V 1.9375V 2.3375V 2.7375V 3.1375V 3.5375V
0x0C = 0x2C = 0x4C = 0x6C = 0x8C = 0xAC = 0xCC = 0xEC =
0.7500V 1.1500V 1.5500V 1.9500V 2.3500V 2.7500V 3.1500V 3.5500V
0x0D = 0x2D = 0x4D = 0x6D = 0x8D = 0xAD = 0xCD = 0xED =
0.7625V 1.1625V 1.5625V 1.9625V 2.3625V 2.7625V 3.1625V 3.5625V
0x0E = 0x2E = 0x4E = 0x6E = 0x8E = 0xAE = 0xCE = 0xEE =
0.7750V 1.1750V 1.5750V 1.9750V 2.3750V 2.7750V 3.1750V 3.5750V
0x0F = 0x2F = 0x4F = 0x6F = 0x8F = 0xAF = 0xCF = 0xEF =
0.7875V 1.1875V 1.5875V 1.9875V 2.3875V 2.7875V 3.1875V 3.5875V

Step-Down Regulator 8-Bit Output Target Output Voltages (SD2, SD3) (continued)
0x10 = 0x30 = 0x50 = 0x70 = 0x90 = 0xB0 = 0xD0 = 0xF0 =
0.8000V 1.2000V 1.6000V 2.0000V 2.4000V 2.8000V 3.2000V 3.6000V
0x11 = 0x31 = 0x51 = 0x71 = 0x91 = 0xB1 = 0xD1 = 0xF1 =
0.8125V 1.2125V 1.6125V 2.0125V 2.4125V 2.8125V 3.2125V 3.6125V
0x12 = 0x32 = 0x52 = 0x72 = 0x92 = 0xB2 = 0xD2 = 0xF2 =
0.8250V 1.2250V 1.6250V 2.0250V 2.4250V 2.8250V 3.2250V 3.6250V
0x13 = 0x33 = 0x53 = 0x73 = 0x93 = 0xB3 = 0xD3 = 0xF3 =
0.8375V 1.2375V 1.6375V 2.0375V 2.4375V 2.8375V 3.2375V 3.6375V
0x14 = 0x34 = 0x54 = 0x74 = 0x94 = 0xB4 = 0xD4 = 0xF4 =
0.8500V 1.2500V 1.6500V 2.0500V 2.4500V 2.8500V 3.2500V 3.6500V
0x15 = 0x35 = 0x55 = 0x75 = 0x95 = 0xB5 = 0xD5 = 0xF5 =
0.8625V 1.2625V 1.6625V 2.0625V 2.4625V 2.8625V 3.2625V 3.6625V
0x16 = 0x36 = 0x56 = 0x76 = 0x96 = 0xB6 = 0xD6 = 0xF6 =
0.8750V 1.2750V 1.6750V 2.0750V 2.4750V 2.8750V 3.2750V 3.6750V
0x17 = 0x37 = 0x57 = 0x77 = 0x97 = 0xB7 = 0xD7 = 0xF7 =
0.8875V 1.2875V 1.6875V 2.0875V 2.4875V 2.8875V 3.2875V 3.6875V
0x18 = 0x38 = 0x58 = 0x78 = 0x98 = 0xB8 = 0xD8 = 0xF8 =
0.9000V 1.3000V 1.7000V 2.1000V 2.5000V 2.9000V 3.3000V 3.7000V
0x19 = 0x39 = 0x59 = 0x79 = 0x99 = 0xB9 = 0xD9 = 0xF9 =
0.9125V 1.3125V 1.7125V 2.1125V 2.5125V 2.9125V 3.3125V 3.7125V
0x1A = 0x3A = 0x5A = 0x7A = 0x9A = 0xBA = 0xDA = 0xFA =
0.9250V 1.3250V 1.7250V 2.1250V 2.5250V 2.9250V 3.3250V 3.7250V
0x1B = 0x3B = 0x5B = 0x7B = 0x9B = 0xBB = 0xDB = 0xFB =
0.9375V 1.3375V 1.7375V 2.1375V 2.5375V 2.9375V 3.3375V 3.7375V
0x1C = 0x3C = 0x5C = 0x7C = 0x9C = 0xBC = 0xDC = 0xFC =
0.9500V 1.3500V 1.7500V 2.1500V 2.5500V 2.9500V 3.3500V 3.7500V
0x1D = 0x3D = 0x5D = 0x7D = 0x9D = 0xBD = 0xDD = 0xFD =
0.9625V 1.3625V 1.7625V 2.1625V 2.5625V 2.9625V 3.3625V 3.7625V
0x1E = 0x3E = 0x5E = 0x7E = 0x9E = 0xBE = 0xDE = 0xFE =
0.9750V 1.3750V 1.7750V 2.1750V 2.5750V 2.9750V 3.3750V 3.7750V
0x1F = 0x3F = 0x5F = 0x7F = 0x9F = 0xBF = 0xDF = 0xFF =
0.9875V 1.3875V 1.7875V 2.1875V 2.5875V 2.9875V 3.3875V 3.7875V

Step-Down Regulator 8-Bit Output Target Output Voltages (SD0)
0x00 = Reserved 0x10 = 0.8000V 0x20 = 1.0000V 0x30 = 1.2000V 0x40 = 1.4000V
0x01 = Reserved 0x11 = 0.8125V 0x21 = 1.0125V 0x31 = 1.2125V
0x02 = 0.6250V 0x12 = 0.8250V 0x22 = 1.0250V 0x32 = 1.2250V
0x03 = 0.6375V 0x13 = 0.8375V 0x23 = 1.0375V 0x33 = 1.2375V
0x04 = 0.6500V 0x14 = 0.8500V 0x24 = 1.0500V 0x34 = 1.2500V
0x05 = 0.6625V 0x15 = 0.8625V 0x25 = 1.0625V 0x35 = 1.2625V
0x06 = 0.6750V 0x16 = 0.8750V 0x26 = 1.0750V 0x36 = 1.2750V
0x07 = 0.6875V 0x17 = 0.8875V 0x27 = 1.0875V 0x37 = 1.2875V
0x41 to 0xFF are reserved and
0x08 = 0.7000V 0x18 = 0.9000V 0x28 = 1.1000V 0x38 = 1.3000V
writes to this space are ignored.
0x09 = 0.7125V 0x19 = 0.9125V 0x29 = 1.1125V 0x39 = 1.3125V
0x0A = 0.7250V 0x1A = 0.9250V 0x2A = 1.1250V 0x3A = 1.3250V
0x0B = 0.7375V 0x1B = 0.9375V 0x2B = 1.1375V 0x3B = 1.3375V
0x0C = 0.7500V 0x1C = 0.9500V 0x2C = 1.1500V 0x3C = 1.3500V
0x0D = 0.7625V 0x1D = 0.9625V 0x2D = 1.1625V 0x3D = 1.3625V
0x0E = 0.7750V 0x1E = 0.9750V 0x2E = 1.1750V 0x3E = 1.3750V
0x0F = 0.7875V 0x1F = 0.9875V 0x2F = 1.1875V 0x3F = 1.3875V
Step-Down Regulator 8-bit Output Target Output Voltages (SD1)

0x02 = 0.6250V 0x12 = 0.8250V 0x22 = 1.0250V 0x32 = 1.2250V 0x42 = 1.4250V
0x03 = 0.6375V 0x13 = 0.8375V 0x23 = 1.0375V 0x33 = 1.2375V 0x43 = 1.4375V
0x04 = 0.6500V 0x14 = 0.8500V 0x24 = 1.0500V 0x34 = 1.2500V 0x44 = 1.4500V
0x05 = 0.6625V 0x15 = 0.8625V 0x25 = 1.0625V 0x35 = 1.2625V 0x45 = 1.4625V
0x06 = 0.6750V 0x16 = 0.8750V 0x26 = 1.0750V 0x36 = 1.2750V 0x46 = 1.4750V
0x07 = 0.6875V 0x17 = 0.8875V 0x27 = 1.0875V 0x37 = 1.2875V 0x47 = 1.4875V
0x08 = 0.7000V 0x18 = 0.9000V 0x28 = 1.1000V 0x38 = 1.3000V 0x48 = 1.5000V
0x09 = 0.7125V 0x19 = 0.9125V 0x29 = 1.1125V 0x39 = 1.3125V 0x49 = 1.5125V
0x0A = 0.7250V 0x1A = 0.9250V 0x2A = 1.1250V 0x3A = 1.3250V 0x4A = 1.5250V
0x0B = 0.7375V 0x1B = 0.9375V 0x2B = 1.1375V 0x3B = 1.3375V 0x4B = 1.5375V
0x0C = 0.7500V 0x1C = 0.9500V 0x2C = 1.1500V 0x3C = 1.3500V 0x4C = 1.5500V
0x0D = 0.7625V 0x1D = 0.9625V 0x2D = 1.1625V 0x3D = 1.3625V
0x4D to 0xFF are reserved and
0x0E = 0.7750V 0x1E = 0.9750V 0x2E = 1.1750V 0x3E = 1.3750V
writes to this space are ignored.
0x0F = 0.7875V 0x1F = 0.9875V 0x2F = 1.1875V 0x3F = 1.3875V

Step-Down Regulator Configuration—Register 1
REGISTER NAME CNFG1SDx
0x1D: SD0 0x1F: SD2
Register Address
0x1E: SD1 0x20: SD3
Reset Value 0b 01xx 00x0 (“x” is an OTP bit)
SDx Slew Rate During DVS

0x0 = 0b00 = 13.75mV/µs ramp rate
B[7:6] SR_SDx[1:0] 0x3 = 0b11 = 100mV/µs ramp rate (Note 10)
The typical use case for SR_SDx is to set them to the desired value during system initialization and
then leave them that way during the normal operation of the system. The SR_SDx bits should not be
changed while its associated step-down regulator is in the middle of an output voltage slew rate event.
See the Dynamic Voltage Scaling section for more information.
SDx Power Mode Configuration

When FPSSRC_SDx[1:0] = 0b11
0b00 = Disabled. SDx is off.
EN2 can override this setting and enable SD0 when it is high.
0b01 = Group low-power mode. SDx operates in normal mode when the global low-power mode
signal is low. When the global low-power mode signal is high, SDx operates in low-power mode.
0b10 = Low-power mode. SDx is forced into low-power mode. The maximum load current is 5mA
and the quiescent supply current is 5μA.
0b11 = Normal operation mode. SDx is forced into its normal operating mode.
When FPSSRC_SDx[1:0]≠0b11
PWR_MD_SDx_ 0b00 = SDx is disabled when the flexible power sequencer set by FPSSRC_SDx is disabled.
B[5:4]
[1:0] SDx is enabled in normal-power mode when the flexible power sequencer is enabled.
EN2 can override this setting and enable SD0 when it is high.
0b01 = SDx is disabled when the flexible power sequencer set by FPSSRC_SDx is disabled.
SDx is enabled when the flexible power sequencer is enabled. When SDx is enabled, it operates in
normal mode when the global low-power mode signal is low, and it operates in low-power mode
when the global low-power mode signal is logic high.
0b10 = SDx is disabled when the flexible power sequencer set by FPSSRC_SDx is disabled.
SDx is enabled in low-power mode when the flexible power sequencer is enabled.
0b11 = Same as 0b00.
Note that SD0 is also controlled with the EN2 hardware pin. See Table 9 for the ENSD0 and
PWR_MD_SD0[1:0] enable logic.

Step-Down Regulator Configuration—Register 1 (continued)
Active-Low SDx Active Discharge Enable
0 = The active discharge function is enabled. When the step-down regulator is disabled, an internal
100Ω discharge resistor is connected to the output to discharge the energy stored in the output
capacitor. When the step-down regulator is enabled, the discharge resistor is disconnected from the
B3 nADE_SDx output.
1 = The active discharge function is disabled. When the step-down regulator is disabled, the internal
100Ω discharge resistor is not connected to the output, and the discharge rate is dependent on the
output capacitance and the load present. When the step-down regulator is enabled, the discharge
resistor is disconnected from the output.
SDx Forced PWM Mode Enable

0 = SDx regulator skips pulses under light load conditions, and operates at a fixed frequency with
B2 FPWM_SDx medium to heavy load conditions. The regulator automatically transitions between pulse skipping and
fixed frequency as needed.
1 = SDx regulator operates with fixed frequency under all load conditions.
B1 Reserved. This bit must always be cleared to 0.
Active-Low SDx Falling Slew Rate Active-Discharge Enable

This bit is a don’t care when a given step-down converter is in low-power mode. In low-power mode,
the regulator behaves as if active discharge is always disabled.
0 = Active-discharge enabled. SDx operates in forced PWM mode during the time the output voltage
decreases. With forced PWM mode enabled, SDx can sink current from the output capacitor to ensure
that the output voltage falls at the rate programmed by SR_SDx[1:0]. To ensure a smooth output
voltage decrease, the PMW mode remains engaged for 50μs after the output voltage decreases to its
B0 nFSRADE_SDx target voltage.
1 = Active-discharge disabled. SDx is allowed to operate in skip mode during the time the output
voltage decreases (only if FPWM_SDx = 0). In skip mode, SDx cannot sink current from the output
capacitor. Since SDx cannot sink current in skip mode the output voltage falling slew rate is a function
of the external load on SDx. If the external load on SDx is heavy, then the output voltage falling slew
rate is the rate programmed by SR_SDx[1:0]. If the external load on SDx is light, then the output
voltage falling slew rate is a function of the output capacitance and the external load. Note that the
SDx internal feedback string always imposes a 2µA load on the output.

Step-Down Regulator Configuration—Register 2
REGISTER NAME CNFG2SD
Reset Value 0x07

B[7:6] Reserved. Write these bits to 0b00. 0b00
B[5:3] Reserved. Write these bits to 0b000. 0b000
SD0 Remote Output Voltage Sense Enable

0 = Disabled
1 = Enabled
B2 ROVS_EN_SD0 1
Note that when SD0 is operating in low-power mode, the ROVS function is automatically
disabled, however; this bit is not affected. If this bit is set, then ROVS automatically
re-enables when SD0 enters its normal operating mode.
SD1 Remote Sense Enable

0 = Disabled
1 = Enabled
B1 ROVS_EN_SD1 1
Note that when SD1 is operating in low-power mode, the ROVS function is automatically
disabled, however; this bit is not affected. If this bit is set, then ROVS automatically
re-enables when SD1 enters its normal operating mode.
B0 Reserved 1

Step-Down Regulator Interrupt Request Register
REGISTER NAME IRQSD
Reset Value 0x00
Access Type Read
Special Features Cleared upon read operation
TRIGGER
TYPE
SD0 Power Fail Interrupt

Falling
B7 PFI_SD0 0 = VSD0 has not fallen below VPOK_SDx since the last time this bit was read. 0
edge
1 = VSD0 has fallen below VPOK_SDx since the last time this bit was read.

Falling
B6 PFI_SD1 0 = VSD1 has not fallen below its target voltage since the last time this bit was read. 0
edge
1 = VSD1 has fallen below its target voltage since the last time this bit was read.

Falling
edge

Falling
edge

Step-Down Regulator Interrupt Request Register Mask
REGISTER NAME IRQMASKSD
Register Address 0x0F
Reset Value 0xFF
Special Features N/A
SD0 Power Fail Interrupt Mask

B7 PFIM_SD0 0 = Unmasked 1
1 = Masked

1 = Masked

1 = Masked

1 = Masked
B[3:0] Reserved. Write 0b1111. Read is don’t care. 0b1111

Step-Down Regulator Status
REGISTER NAME STATSD
Reset Value 0xFF
Access Type Read
Special Features N/A
SD0 Power Okay Status

B7 nPOK_SD0 0 = VSD0 above POK rising threshold–OK 1
1 = VSD0 below POK rising threshold–not OK




CNFG1_Lx: Linear Regulator Configuration Register (LDO0 to LDO8)
REGISTER NAME CNFG1_Lx
0x23: LDO0 0x27: LDO2 0x2B: LDO4 0x2F: LDO6
Register Address 0x33: LDO8
0x25: LDO1 0x29: LDO3 0x2D: LDO5 0x31: LDO7
ACCESS DESCRIPTION
BIT NAME
TYPE (DEFAULT VALUE IS SET WITH OTP)
LDOx Power Mode Configuration

When FPSSRC_Lx[1:0] = 0b11
0b00: Output disabled. LDOx is off.
0b01: Group low-power mode. LDOx operates in normal mode when the global
low-power mode signal is low. When the global low-power mode signal is high,
LDOx operates in low-power mode.
0b10: Low-power mode. LDOx is forced into low-power mode. The maximum load
current is 5mA and the quiescent supply current is 1.5µA.
0b11: Normal mode. LDOx is forced into its normal operating mode.
When FPSSRC_Lx[1:0] ≠ 0b11
7:6 PWR_MD_Lx[1:0] R/W 0b00 = LDOx is disabled when the flexible power sequencer set by FPSSRC_Lx is
disabled. LDOx is enabled in normal-power mode when the flexible power sequencer
is enabled.
0b01 = LDOx is disabled when the flexible power sequencer set by FPSSRC_Lx
is disabled. LDOx is enabled when the flexible power sequencer is enabled. When
LDOx is enabled, it operates in normal mode when the global low-power mode signal
is low, and it operates in low-power mode when the global low-power mode signal is
logic high.
0b10 = LDOx is disabled when the flexible power sequencer set by FPSSRC_Lx is
disabled. LDOx is enabled in low-power mode when the flexible power sequencer is
enabled.
0b11 = Same as 0b00.

CNFG1_Lx: Linear Regulator Configuration Register (LDO0 to LDO8) (continued)
ACCESS DESCRIPTION
BIT NAME
Target voltage for LDO0, LDO1
0x00 = 0.800V 0x10 = 1.200V 0x20 = 1.600V 0x30 = 2.000V
0x01 = 0.825V 0x11 = 1.225V 0x21 = 1.625V 0x31 = 2.025V
0x02 = 0.850V 0x12 = 1.250V 0x22 = 1.650V 0x32 = 2.050V
0x03 = 0.875V 0x13 = 1.275V 0x23 = 1.675V 0x33 = 2.075V
0x04 = 0.900V 0x14 = 1.300V 0x24 = 1.700V 0x34 = 2.100V
0x05 = 0.925V 0x15 = 1.325V 0x25 = 1.725V 0x35 = 2.125V
TV_Lx[5:0] 0x06 = 0.950V 0x16 = 1.350V 0x26 = 1.750V 0x36 = 2.150V
(Target Voltage for
5:0 R/W 0x07 = 0.975V 0x17 = 1.375V 0x27 = 1.775V 0x37 = 2.175V
FB String 1: LDO0,
LDO1) 0x08 = 1.000V 0x18 = 1.400V 0x28 = 1.800V 0x38 = 2.200V
0x09 = 1.025V 0x19 = 1.425V 0x29 = 1.825V 0x39 = 2.225V
0x0A = 1.050V 0x1A = 1.450V 0x2A = 1.850V 0x3A = 2.250V
0x0B = 1.075V 0x1B = 1.475V 0x2B = 1.875V 0x3B = 2.275V
0x0C = 1.100V 0x1C = 1.500V 0x2C = 1.900V 0x3C = 2.300V
0x0D = 1.125V 0x1D = 1.525V 0x2D = 1.925V 0x3D = 2.325V
0x0E = 1.150V 0x1E = 1.550V 0x2E = 1.950V 0x3E = 2.350V
0x0F = 1.175V 0x1F = 1.575V 0x2F = 1.975V 0x3F = 2.375V
Target voltage for LDO2, LDO3, LDO5, LDO6, LDO7, LDO8
0x00 = 0.80V 0x10 = 1.60V 0x20 = 2.40V 0x30 = 3.20V
0x01 = 0.85V 0x11 = 1.65V 0x21 = 2.45V 0x31 = 3.25V
0x02 = 0.90V 0x12 = 1.70V 0x22 = 2.50V 0x32 = 3.30V
0x03 = 0.95V 0x13 = 1.75V 0x23 = 2.55V 0x33 = 3.35V
0x04 = 1.00V 0x14 = 1.80V 0x24 = 2.60V 0x34 = 3.40V
0x05 = 1.05V 0x15 = 1.85V 0x25 = 2.65V 0x35 = 3.45V
TV_Lx[5:0]
(Target Voltage for 0x06 = 1.10V 0x16 = 1.90V 0x26 = 2.70V 0x36 = 3.50V
FB String 2: LDO2, R/W 0x07 = 1.15V 0x17 = 1.95V 0x27 = 2.75V 0x37 = 3.55V
LDO3, LDO5, LDO6, 0x08 = 1.20V 0x18 = 2.00V 0x28 = 2.80V 0x38 = 3.60V
LDO7, LDO8)
0x09 = 1.25V 0x19 = 2.05V 0x29 = 2.85V 0x39 = 3.65V
0x0A = 1.30V 0x1A = 2.10V 0x2A = 2.90V 0x3A = 3.70V
0x0B = 1.35V 0x1B = 2.15V 0x2B = 2.95V 0x3B = 3.75V
0x0C = 1.40V 0x1C = 2.20V 0x2C = 3.00V 0x3C = 3.80V
0x0D = 1.45V 0x1D = 2.25V 0x2D = 3.05V 0x3D = 3.85V
0x0E = 1.50V 0x1E = 2.30V 0x2E = 3.10V 0x3E = 3.90V
0x0F = 1.55V 0x1F = 2.35V 0x2F = 3.15V 0x3F = 3.95V

CNFG1_Lx: Linear Regulator Configuration Register (LDO0 to LDO8) (continued)
ACCESS DESCRIPTION
BIT NAME
Target voltage for LDO4
0x00 = 0.8000V 0x10 = 1.0000V 0x20 = 1.2000V 0x30 = 1.4000V
0x01 = 0.8125V 0x11 = 1.0125V 0x21 = 1.2125V 0x31 = 1.4125V
0x02 = 0.8250V 0x12 = 1.0250V 0x22 = 1.2250V 0x32 = 1.4250V
0x03 = 0.8375V 0x13 = 1.0375V 0x23 = 1.2375V 0x33 = 1.4375V
0x04 = 0.8500V 0x14 = 1.0500V 0x24 = 1.2500V 0x34 = 1.4500V
0x05 = 0.8625V 0x15 = 1.0625V 0x25 = 1.2625V 0x35 = 1.4625V
0x06 = 0.8750V 0x16 = 1.0750V 0x26 = 1.2750V 0x36 = 1.4750V
TV_Lx[5:0]
(Target Voltage for FB R/W 0x07 = 0.8875V 0x17 = 1.0875V 0x27 = 1.2875V 0x37 = 1.4875V
String 3: LDO4)
0x08 = 0.9000V 0x18 = 1.1000V 0x28 = 1.3000V 0x38 = 1.5000V
0x09 = 0.9125V 0x19 = 1.1125V 0x29 = 1.3125V 0x39 = 1.5125V
0x0A = 0.9250V 0x1A = 1.1250V 0x2A = 1.3250V 0x3A = 1.5250V
0x0B = 0.9375V 0x1B = 1.1375V 0x2B = 1.3375V 0x3B = 1.5375V
0x0C = 0.9500V 0x1C = 1.1500V 0x2C = 1.3500V 0x3C = 1.5500V
0x0D = 0.9625V 0x1D = 1.1625V 0x2D = 1.3625V 0x3D = 1.5625V
0x0E = 0.9750V 0x1E = 1.1750V 0x2E = 1.3750V 0x3E = 1.5750V
0x0F = 0.9875V 0x1F = 1.1875V 0x2F = 1.3875V 0x3F = 1.5875V

CNFG2_Lx: Linear Regulator Configuration Register Details
REGISTER NAME CNFG2_Lx
0x24: LDO0 0x28: LDO2 0x2C: LDO4 0x30: LDO6
Register Address 0x34: LDO8
0x26: LDO1 0x2A: LDO3 0x2E: LDO5 0x32: LDO7
ACCESS
BIT NAME DESCRIPTION (Default value is set with OTP)
TYPE
Overvoltage Clamp Enable for LDOx
OVCLMP_
7 R/W 0 = Overvoltage clamp disabled
EN_ Lx
1 = Overvoltage clamp enabled (default)
Auto Low-Power Mode Enable Bit

ALPM_EN_
0 = Auto low-power mode is disabled
6 Lx R/W
1 = Auto low-power mode is enabled (default)
Reserved
Reserved. This bit defaults to 1 and should be left at 1.
Adjustable compensation for PDRVx LDOs (LDO2 to LDO6). For LDO0, LDO01, LDO7, and LDO8
these bits must be 0b00.
LDO2 to LD06 support operation with a remote output capacitor. The optimum compensation for each
LDO is dependent on the series R-L-C impedance from the LDO output (LDO_OUTx) and its ground
(GND). The series resistance (R) is from parasitic resistance of the PCB and the ESR of the capacitor.
A good rule of thumb for parasitic “R” on a PCB is 0.5mΩ per square for 1oz copper and 1.0mΩ per
square for 0.5oz copper. The series inductance (L) is from the parasitic inductance of the PCB and the
ESL of the capacitor. A good rule of thumb for parasitic “L” on the PCB is 5nH/cm of electrical length.
5 The series C is the output capacitor itself.
Note that the COMP_Lx bits should only be changed when the LDO is disabled. If the compensation
bits are changed when the LDO is enabled, the output voltage glitches as the compensation changes.
0b00 = Fast transconductance setting for internal amplifier. Use this setting when the LDOs output
capacitor loop has a series R-L-C output impedance of 50mΩ, 5nH, and ≥ COUT_x (Table 1).
This output impedance corresponds to an output capacitor that is placed directly at the output pins
of the LDO (i.e., not remote). Load transient performance with this setting is 55mV typical between
COMP_Lx_
R/W OUTxx and GND (default).
[1:0]
0b01 = Medium-fast transconductance setting for internal amplifier. Use this setting when the LDOs
output capacitor loop has a series R-L-C output impedance of 150mΩ, 10nH, and ≥ COUT_x
(Table 1). This output impedance corresponds to an output capacitor that is relatively close to the
output pins of the LDO (2cm electrical length). Load transient performance with this setting is 66mV
typical between OUTxx and GND.
0b10 = Medium-slow transconductance setting for internal amplifier. Use this setting when the LDOs
output capacitor loop has a series R-L-C output impedance of 500mΩ, 35nH, and ≥ COUT_x
(Table 1). This output impedance corresponds to an output capacitor that is placed at the point of
4 load which may be a few centimeters from the output pins of the LDO (7cm electrical length). Load
transient performance with this setting is 99mV typical between OUTxx and GND.
0b11 = Slow transconductance setting for internal amplifier. Use this setting when the LDOs output
capacitor loop has a series R-L-C output impedance of 1000mΩ, 50nH, and ≥ COUT_x (Table 1).
This output impedance corresponds to an output capacitor that is placed very far away from the
output pins of the LDO (10cm electrical length). Load transient performance with this setting is
125mV typical between OUTxx and GND.

CNFG2_Lx: Linear Regulator Configuration Register Details (continued)
ACCESS
BIT NAME DESCRIPTION (default value is set with OTP)
TYPE
Voltage Okay Status Bit for LDOx
3 POK_Lxx R 0 = The voltage is less than the POK threshold.
1 = The voltage is above the POK threshold.
2 R/W Reserved. This bit must always be cleared to 0.
Active Discharge Enable for LDOx

0 = The active discharge function is disabled. When the regulator is disabled, the internal
active-discharge resistor is not connected to its output and the output voltage decays at a
rate that is determined by the output capacitance and the external load. When the regulator is
1 ADE_Lx R/W enabled, the internal active-discharge resistor is not connected to its output.
1 = The active discharge function is enabled. When the regulator is disabled, an internal
active-discharge resistor is connected to its output which discharges the energy stored in the
output capacitance. When this regulator is enabled, the internal active-discharge resistor is
disconnected from its output.
Soft-Start Slew Rate Configuration for LDOx

(Applies to both start-up and output voltage setting changes)
0 SS_Lx R/W
0 = Fast startup and dynamic voltage change–100mV/µs
1 = Slow startup and dynamic voltage change–5mV/µs
CNFG3_LDO: Linear Regulator Global Configuration Register

REGISTER NAME CNFG3_LDO
Reset Value 0x00
ACCESS
TYPE
7:1 R/W Reserved. Write 0b0000000. Read is a don’t care.
LDO Bias Enable
0 L_B_EN R/W 0 = Bias is disabled if all LDOs are disabled (default).
1 = Bias is enabled.

IRQ_LVL2_Lx: Interrupt Registers
REGISTER NAME IRQ_LVL2_Lx
0x08: IRQ_LVL2_L0-7
Register Address
0x09: IRQ_LVL2_L8
Reset Value 0x00
ACCESS
TYPE
IRQ Interrupt Bit
IRQ_LVL2_Lx R 1: An interrupt has occurred. Cleared when read.
0: No interrupt has occurred since the last time this register was read.
IRQ_LVL2_L8, Register Address = 0x09, Default = 0x00
Bit 7: Reserved
Bit 6: Reserved
Bit 5: Reserved
Bit 4: Reserved
7:0 IRQ_LVL2_Lx R
Bit 3: Reserved
Bit 2: Reserved
Bit 1: Reserved
Bit 0: IRQ_LVL2_L8
IRQ_LVL2_L0-7, Register Address = 0x08, Default = 0x00
Bit 7: IRQ_LVL2_L7
Bit 6: IRQ_LVL2_L6
Bit 5: IRQ_LVL2_L5
Bit 4: IRQ_LVL2_L4
7:0 IRQ_LVL2_Lx R
Bit 3: IRQ_LVL2_L3
Bit 2: IRQ_LVL2_L2
Bit 1: IRQ_LVL2_L1
Bit 0: IRQ_LVL2_L0

IRQ_MSK_Lx: Interrupt Mask Registers
REGISTER NAME IRQ_MSK_Lx
0x10: IRQ_MSK_L0-7
Register Address
0x11: IRQ_MSK_L8
Reset Value 0xFF
ACCESS
TYPE
Interrupt Mask Bit
MSK_Lx R/W 1: Interrupt is masked and nIRQ is not driven low due to an LDO event.
0: Interrupt is unmasked.
IRQ_MSK_L8, Register Address = 0x11, Default = 0xFF
Bit 7: Reserved
Bit 6: Reserved
Bit 5: Reserved
Bit 4: Reserved
7:0 IRQ_MSK_L8 R/W
Bit 3: Reserved
Bit 2: Reserved
Bit 1: Reserved
Bit 0: IRQ_MSK_L8
IRQ_MSK_L0-7, Register Address = 0x10, Default = 0xFF
Bit 7: IRQ_MSK_L7
Bit 6: IRQ_MSK_L6
Bit 5: IRQ_MSK_L5
Bit 4: IRQ_MSK_L4
7:0 IRQ_MSK_L0-7 R/W
Bit 3: IRQ_MSK_L3
Bit 2: IRQ_MSK_L2
Bit 1: IRQ_MSK_L1
Bit 0: IRQ_MSK_L0

CNFG_GPIOx: GPIO Configuration Register
REGISTER NAME CNFG1_GPIOx
0x36 for GPIO0 0x38 for GPIO2 0x3A for GPIO4 0x3C for GPIO6
Register Address
0x37 for GPIO1 0x39 for GPIO3 0x3B for GPIO5 0x3D for GPIO7
When AMEx = 0  GPIO0/1/2/3/5/6/7 = 0x02, GPIO4 = 0x03
Reset Value
When AMEx = 1  GPIO0/5/6 = 0x02, GPIO1/2/3 = 0x00, GPIO4 = 0x01, GPIO7 = 0x00

When set for GPO (DIRx = 0):
DBNCx are don’t care when GPO.
When set for GPI (DIRx = 1):

B[7:6] DBNCx[1:0] Debounce configuration. GPIx has the following debounce times for both rising and falling edges.
0b00 = No debounce
0b01 = 8ms
0b10 = 16ms
0b11 = 32ms

REFE_IRQx are don’t care when GPO.

Rising edge and falling edge interrupt configuration. GPIx has the interrupt behavior which is
B[5:4] REFE_IRQx[1:0] programmed with REFE_IRQx.
0b00 = Mask interrupt
0b01 = Falling edge interrupt
0b10 = Rising edge interrupt
0b11 = Falling and rising edge interrupt

GPO output drive level is programmed with Dox.
0 = Logic low
1 = Logic high (DRVx = 1) and open-drain (DRVx = 0)
B3 DOx
0 = Clear DOx to 0 and set PUEx to 1 to enable the internal pullup.
1 = Set DOx to 1 and set PDEx to 1 to enable the internal pulldown.
See the GPIO programming matrix (Table 7. GPIO Programming Matrix) for more information.
DIx is a don’t care when GPO.

B2 DIx Input Drive Level. GPIOx input logic level is specified by DIx.
0 = Input logic low
1 = Input logic high
When DIRx = 1, this bit is read only, writes to this bit are ignored.

CNFG_GPIOx: GPIO Configuration Register (continued)
When AMEx = 0:
GPIOx direction
0 = General purpose output (GPO)
1 = General purpose input (GPI)
B1 DIRx When AMEx = 1:

When GPIO1/2/3/4 are set as an alternate mode output, write DIR1/2/3/4 (respectively) to 0 but note
that the output is internally set to be active-high. When GPIO0/5/6 is set as an alternate mode input,
DIR0/5/6 (respectively), determine if the signal is active-high or active-low.
0 = Active-low
1 = Active-high

Push-pull output drive. GPIO output configuration is determined by PPDRVx.
0 = Open-drain
B0 PPDRVx 1 = Push-pull
PPDRVx is a don’t care when GPI.
PUE_GPIO: GPIO Pullup Enable Register

REGISTER NAME PUE_GPIO
Register Address 0x3E
Reset Value 0x00

B7 PDE7 0
B6 PDE6 GPOIx Pulldown Enable 0
B5 PDE5 0 = Pulldown disabled 0
1 = Pulldown enabled
B4 PDE4 0
B3 PDE3 See the GPIO programming matrix (Table 7) for more information. 0
B2 PDE2 It is recommended that users disable the pullup and pulldown resistors 0
B1 PDE1 for GPIO7 when it operates in alternate mode. 0
B0 PDE0 0

PDE_GPIO: GPIO Pulldown Register
REGISTER NAME PDE_GPIO
Register Address 0x3F
Reset Value 0x00

B7 PDE7 0
B6 PDE6 GPOIx Pulldown Enable 0
B5 PDE5 0 = Pulldown disabled 0
1 = Pulldown enabled
B4 PDE4 0
B3 PDE3 See the GPIO programming matrix (Table 7) for more information. 0
B2 PDE2 It is recommended that the MAX77863 user disable the pullup and pulldown 0
B1 PDE1 resistors for GPIO7 when it operates in alternate mode. 0
B0 PDE0 0

AME_GPIO: Alternate Mode Enable GPIO Configuration Register
REGISTER NAME AME_GPIO
Reset Value 0b xxxx xxxx (“x” is an OTP bit)
Alternate Mode Enable for GPIO7

0 = Standard GPI or GPO as programmed by DIR7
1 = 1.25V buffered reference output.
DBNC7 is a don’t care
REFE_IRQx is a don’t care
B7 AME7 DO7 is a don’t care
DI7 is a don’t care
DIR7 is internally cleared to 0
PPDRV7 is a don’t care
It is recommended that the MAX77863 user disable the pullup and pulldown resistors for GPIO7
when it operates in alternate mode.

1 = SD1 dynamic voltage scaling input
DBNC6 is valid
B6 AME6 REFE_IRQ6 is valid
DO6 is a don’t care
DI6 is valid
DIR6 sets active low or active high

1 = SD0 dynamic voltage scaling input
DBNC5 is valid
DI5 is valid
DIR5 sets active-low or active-high

AME_GPIO: Alternate Mode Enable GPIO Configuration Register (continued)

1 = 32kHz output (32k_OUT1)
DBNC4 is a don’t care
B4 AME4 REFE_IRQ4 is a don’t care
D04 is a don’t care and the output logic level is set by the 32kHz oscillator.
DI4 is a don’t care
DIR4 is internally cleared to 0
PPDRV4 is valid

1 = Flexible power sequencer active-high output
DBNC3 is a don’t care, write to 0b00
REFE_IRQ3 is a don’t care, write to 0b00
B3 AME3
D03 is internally set by the flexible power sequencer in accordance with the FPS_GPIO3 register
settings.
DI3 is a don’t care, write to 0
DIR3 is a don’t care, write to 0
PPDRV3 is valid

REFE_IRQ2 is a don’t care, write to 0b00
B2 AME2
D02 is internally set by the flexible power sequencer in accordance with the FPS_GPIO2
register settings.
PPDRV2 is valid
REFE_IRQ1 is a don’t care, write to 0x00
B1 AME1
D01 is internally set by the flexible power sequencer in accordance with the FPS_GPIO1 register
settings.
PPDRV1 is valid
1 = Low-power mode control input
DBNC0 is valid
DI0 is valid
DIR0 sets active-low or active-high

IRQ_LVL2_GPIO: GPIO Level 2 Interrupt Register
REGISTER NAME IRQ_LVL2_GPIO
Register Address 0x0A
Reset Value 0b00000000
Access Type Read

B7 EDGE7 0
B6 EDGE6 0
B5 EDGE5 GPIOx Edge Detection Interrupt 0
0 = No edges have been detected on GPIOx since the last time this bit was
B4 EDGE4 read. 0
B3 EDGE3 1 = An edge corresponding to REFE_IRQx has been detected on GPIOx 0
since the last time this bit was read. Note that REFE_IRQx = 0b00 sets an
B2 EDGE2 interrupt mask which forces EDGEx to 0. 0
B1 EDGE1 0
B0 EDGE0 0

RTCINT: RTC Interrupt Register
REGISTER NAME RTCINT
I2C Slave Address 0x68
Reset Value 0b00000000
Access Type Read Only
Reset Condition VRTC < VRTCUVLO

RTC 60 Second Timer Expired Interrupt
0 RTC60S 0 = 60s timer did not expire 0
1 = 60s timer expired
RTC Alarm 1 Interrupt
1 RTCA1 0 = No interrupt 0
1 = Interrupt
RTC Alarm 2 Interrupt
2 RTCA2 0 = No interrupt 0
1 = Interrupt
SMPL Event Interrupt
3 SMPL 0 = No interrupt 0
1 = Interrupt
RTC Periodic 1 Second Timer Expired Interrupt
4 RTC1S 0 = 1s timer did not expire 0
1 = 1s timer expired
WTSR Interrupt
0 = No interrupt
5 WTSR 0
1 = Interrupt
Reserved. This bit is internally set to 0.
7:6 RSVD Reserved 00

RTCINTM: RTC Interrupt Register Mask
REGISTER NAME RTCINTM
Reset Value 0x3F
This is a double buffered register. Writes to this register are only uploaded to the RTC when UDR is
Special Feature
set. This register is only updated from the RTC when RDUDR is set.

RTC 60 Second Timer Expired Interrupt Mask
0 RTC60SM 0 = Not masked 1
1 = Masked
RTC Alarm 1 Interrupt Mask
1 RTCA1M 0 = Not masked 1
1 = Masked
RTC Alarm 2 Interrupt Mask
2 RTCA2M 0 = Not masked 1
1 = Masked
SMPL Event Interrupt Mask
3 SMPLINTM 0 = Not masked 1
1 = Masked
RTC Periodic 1 Second Timer Expired Interrupt Mask
4 RTC1SM 0 = Not masked 1
1 = Masked
5 RVSD Reserved. This bit is a don’t care. 1
7:6 RSVDM Reserved 0b00

RTCCNTLM: RTC Control Mode Register
REGISTER NAME RTCCNTLM
Reset Value 0x03
This is a double buffered register. Writes to this register are only uploaded to the RTC when UDR is set.
Special Feature
This register is only updated from the RTC when RDUDR is set.

Access Control Of Bcd Bit In Register Rtccntl
0 BCDM 0 = Writes to Bit 0 (BCD) of register address 0x03 (RTCCNTL) not allowed 1
1 = Writes to Bit 0 (BCD) of register address 0x03 (RTCCNTL) allowed
Access Control of HRMODE Bit in Register RTCCNTL
1 HRMODEM 0 = Writes to bit 0 (HRMODE) of register address 0x03 (RTCCNTL) not allowed 1
1 = Writes to bit 0 (HRMODE) of register address 0x03 (RTCCNTL) allowed
RTCCNTL: RTC Control Register

REGISTER NAME RTCCNTL
Reset Value 0x00
Special Feature

Data Mode For Time And Calendar Updates
0 = Binary
1 = Binary-coded decimal (BCD)
0 BCD 0
If BCDM = 0, writes to BCD are not allowed.
When switching between binary and BCD, the time contents are no longer valid
and must be reinitialized.
Hour Format Control

0 = 12-hour mode
1 = 24-hour mode
Note that the AMPM bit is defined for the HOUR or HOURA register only which
1 HRMODE makes sense for the 12-hr mode as the 24-hr mode already has AM/PM implied. 0
If HRMODEM = 0, writes to HRMODE are not allowed.

When switching between 12-hour and 24-hour mode, the registers do not
automatically update. The user must reprogram all registers.

RTCUPDATE0: RTC Update 0 Register
REGISTER NAME RTCUPDATE0
Reset Value 0x0A
Access control to update RTC registers by transferring data from the “write buffers” to
the actual registers.
0 = No action
0 UDR 1 = Update register 0
Typical transfer time from write buffers to the timekeeper counters is 15ms after UDR is
set.
UDR is internally cleared to after the registers data has been transferred.
Flags Cleared Upon Read Control Bit

1 FCUR 0 = User must write 0 to clear UDF and RBUDF. 1
1 = UDF and RBUDF cleared upon read.
This Bit Freezes The Sec Counter From Incrementing

0 = SEC counter increments normally.
2 FREEZE_SEC 0
1 = SEC counter stops incrementing which stops all subsequent registers in the timer
string (MIN, HOUR, DAY, etc). This setting effectively stops the clock.
3 Reserved Reserved 1
Access control to update RTC registers by transferring data from the actual registers to
the “read buffers.”
0 = No action
4 RBUDR 0
1 = Update “read buffers”
Typical transfer time from timekeeper counters to read is 15ms after RBUDR is set.
RBUDR is internally cleared to after the registers data has been transferred.

RTCUPDATE1: RTC Update 1 Register
REGISTER NAME RTCUPDATE1
Reset Value 0x00
Access Type Read only
Special Feature Clear on read when FCUR is set
This bit is an update flag that indicates when an actual transfer of data from the “write Buffers”
to the corresponding register occurs. When this bit is 1, then the user can initiate a new write
operation, otherwise it is not safe to do so.
0 = Update not done
0 UDF 1 = Update done 0
Typical update time is 15ms after the UDR bit is set.

If FCUR bit (RTCUPDATE0 register) is 1, this bit is automatically cleared after a read
operation. If FCUR is 0, the user must write a 0 to clear it.
This bit is an update flag that indicates when an actual transfer of data from the actual
registers to “Read Buffers” occurs. When this bit is 1, then the user can initiate a new read
operation, otherwise it is not safe to do so.
0 = Update not done
1 RBUDF 0
1 = Update done
Typical update time is 15ms after the RBUDR bit is set.
If FCUR bit (RTCUPDATE0 register) is 1, this bit is automatically cleared after a read
operation. If FCUR is 0, the user must write a 0 to clear it.

RTCSMPL: RTC Sudden Momentary Power Loss Register
REGISTER NAME RTCSMPL
Reset Value 0x00

1:0 RVSD Reserved 0b00
Sets the SMPL Timer Threshold

0b00 = 0.5s
3:2 SMPLT[1:0] 0b01 = 1.0s 0b00
0b10 = 1.5s
0b11 = 2.0s

6 RVSD Reserved. This bit is a don’t care. 0
SMPL Feature Enable Control
7 SMPL_EN 0 = SMPL disabled 0
1 = SMPL enabled
RTCSEC: RTC Seconds Register

REGISTER NAME RTCSEC
Reset Value 0x00
Special Feature
RTC Seconds Counter Register

In binary format (BCD = 0), valid values for B6 through B0 are 0 through 59.
6:0 SEC[6:0] 0000000
In BCD format, valid data for B6 through B4 are 0 through 5, and valid data for B3
through B0 are 0 through 9.
7 RSVD Reserved 0

RTCMIN: RTC Minutes Register
REGISTER NAME RTCMIN
Reset Value 0x00
Special Feature

RTC Minutes Counter Register
In binary format (BCD = 0), valid values for B6 through B0 are 0 through 59. In BCD
6:0 MIN[6:0] 0b0000000
format (BCD = 1), valid data for B6 through B4 are 0 through 5, and valid data for B3
through B0 are 0 through 9.
7 RSVD Reserved 0
RTCHOUR: RTC Hours Register

REGISTER NAME RTCHOUR
Reset Value 0x01
Special Feature
BIT BIT NAME DESCRIPTION Default
RTC Hours Counter Register

Note that there would be two possibilities for values chosen for B5 through B0
depending on the current status of the HRMODE Bit:
If HRMODE = 1 (24Hr Mode)
Binary Mode (BCD = 0): B5 is zero, and B4 through B0 valid values are 0 through 23.
BCD Mode (BCD = 1): Valid values for B5 through B4 are 0 through 2, and valid values
5:0 HOUR[5:0] 0b000001
for B3 through B0 are 0 through 9 (the full number does not exceed 23).
If HRMODE = 0 (12 Hr Mode)
Binary Mode (BCD = 0): B5 and B4 are 0, and valid values for B3 through B0 are 1
through 12.
BCD Mode (BCD = 1): Valid values for B5 through B4 are 0 through 1, and valid values
for B3 through B0 are 0 through 9 (the full number does not exceed 12).
AM/PM Selection. AMPM is only valid when the clock is set for 12-hour mode
(HRMODE = 0). When the clock is set for 24-hour mode, this bit is a don’t care.
6 AMPM 0
0 = AM
1 = PM
7 RSVD Reserved 0

RTCDOW: RTC Day-of-Week Register
REGISTER NAME RTCDOW
Register Address 0x0A
Reset Value 0x01
Special Feature

0 SUN Bits B6 through B0 each represent one day of the week. As such, only one bit is set 1
1 MON at a time. 0
B[6:0] = 000_0001 represents Sunday
2 TUE 0
B[6:0] = 000_0010 represents Monday
3 WED B[6:0] = 000_0100 represents Tuesday 0
B[6:0] = 000_1000 represents Wednesday
4 THU 0
B[6:0] = 001_0000 represents Thursday
5 FRI B[6:0] = 010_0000 represents Friday 0
6 SAT B[6:0] = 100_0000 represents Saturday 0
7 RSVD Reserved 0
RTCMONTH: RTC Month Register

REGISTER NAME RTCMONTH
Reset Value 0x01
Special Feature
RTC Months Counter Register

In Binary format (BCD = 0), valid values for B4 through B0 are 1 through 12. In BCD
4:0 MONTH[4:0] format (BCD = 1), valid data for B4 is either 0 or 1, and valid data for B3 through B0 are 0b00001
0 through 9 (the full value in BCD format does not exceed 12 and must be greater than
zero).
7:5 RSVD Reserved 0b000

RTCYEAR: RTC Year Register
REGISTER NAME RTCYEAR
Reset Value 0x00
Special Features
RTC Years Counter Register

In Binary format (BDC = 0), valid values for B7 through B0 are 0 through 99.
7:0 YEAR[7:0] 0b00000000
In BCD format (BCD = 1), valid data for B7 through B4 are 0 through 9,
and similarly valid data for B3 through B0 are 0 through 9.
RTCDOM: RTC Day-of-Month Register

REGISTER NAME RTCDOM
Register Address 0x0D
Reset Value 0x01
Access Type Read/Write
Special Features

RTC Days in a Month Register
In Binary format (BCD = 0), valid values for B5 through B0 are 1 through 31. In BCD
format (BCD = 1), valid data for B4 through B5 are 0 through 3, and valid data for B3
through B0 are 0 through 9 (the full value should be greater than 0 but not exceed
31).
Furthermore, there is a restriction on choosing the number of days in a month
5:0 DAY[5:0] according to the selected month and year as shown below: 0b000001
For months 1, 3, 5, 7, 8, 10, and 12 the selected value for B5 through B0 must be 1
through 31.
For months 4, 6, 9, and 11 the selected value for B5 through B0 must be 1 through 30.
For month 2, or month of Feb., the selected value for B5 through B0 must be 1
through 28 for normal years, or must be 1 through 29 for leap years. Does not
account for solar years. Leap years are those that are evenly divisible by 4. 0, 4, 8, .
. . 24, 28, . . .72, 76 . . . 92, 96
Note: It is the responsibility of the user to make sure that days selected for the month actually matches the intended
number of days in the month. For example, a user should not select 31 days for the months of February, April, June,
September, or November.

RTCSECAx: RTC ALARMx Seconds Register
REGISTER NAME RTCSECAx
0x0E for RTCSECA1
Register Address
0x15 for RTCSECA2
Reset Value 0x00
Special Feature

RTC Seconds Alarm Register
6:0 SECAx[6:0] If the value of SECAx is equal to the value of SEC and AESECAx = 1, an RTCAx 0b0000000
alarm interrupt is generated.
Alarm Enable Control
7 AESECAx 0 = Alarm disable 0
1 = Alarm enable
RTCMINAx: RTC ALARMx Minutes Register

REGISTER NAME RTCMINAx
0x0F for RTCMINA1
Register Address
0x16 for RTCMINA2
Reset Value 0x00
Special Feature

RTC Minutes Alarm Register
6:0 MINAx[6:0] If the value of MINAx is equal to the value of MIN and AEMINAx is 1, an RTCAx alarm 0b0000000
7 AEMINAx 0 = Alarm disable 0
1 = Alarm enable

RTCHOURAx: RTC ALARMx Hours Register
REGISTER NAME RTCHOURAx
0x10 for RTCHOURA1
Register Address
0x17 for RTCHOURA2
Reset Value 0x00
Special Feature
RTC Hours Alarm Register

If the value of HOURAx is equal to the value of HOUR and AEHOURAx is 1, an
RTCAx alarm interrupt is generated.
If HRMODE = 1 (24-hr mode)

Binary mode: B5 is zero, and B4 through B0 valid values are 0 through 23.
5:0 HOURAx[5:0] 0b000000
BCD mode: Valid values for B5 through B4 are 0 through 2, and valid values for B3
through B0 are 0 through 9 (the full number should not exceed 23).
If HRMODE = 0 (12-hr mode)
Binary mode: B5 and B4 are 0, and valid values for B3 through B0 are 1 through 12.
BCD mode: Valid values for B5 through B4 are 0 through 1, and valid values for B3
through B0 are 0 through 9 (the full number should not exceed 12).
AM/PM selection, only valid during 12-hr mode.

6 AMPMAx 0 = AM 0
1 = PM
7 AEHOURAx 0 = Alarm disable 0
1 = Alarm enable

RTCDOWA1: RTC ALARMx Day-of-Week Register
REGISTER NAME RTCDOWAx
0x11 for RTCDOWA1
Register Address
0x18 for RTCDOWA2
Reset Value 0x01
Special Feature

0 SUNAx 1
RTC Day Of Week Alarm Register
1 MONAx If the value of RTCDOWAx is equal to the value of DOW and AEDOWAx is 1, an 0
2 TUEAx RTCAx alarm interrupt is generated. 0
3 WEDAx 0
Bits B6 through B0 each represents one day of the week. This would dictate that only
4 THUAx one bit at a time is allowed to be set as shown below: 0
5 FRIAx B[6:0] = 0b000_0001 represents Sunday 0
B[6:0] = 0b000_0010 represents Monday
B[6:0] = 0b000_0100 represents Tuesday
B[6:0] = 0b000_1000 represents Wednesday
6 SATAx B[6:0] = 0b001_0000 represents Thursday 0
B[6:0] = 0b010_0000 represents Friday
B[6:0] = 0b100_0000 represents Saturday

7 AEDOWAx 0 = Alarm disable 0
1 = Alarm enable

RTCMONTHAx: RTC ALARMx Month Register
REGISTER NAME RTCMONTHAx
0x12 for RTCMONTHA1
Register Address
0x19 for RTCMONTHA2
Reset Value 0x01
Special Feature

RTC Month Alarm Register
4:0 MONTHAx[4:0] If the value of MONTHAx is equal to the value of MONTH and AEMONTHAx is 1, an 0b00001
7 AEMONTHAx 0 = Alarm disable 0
1 = Alarm enable
RTCYEARAx: RTC ALARMx Year Register

REGISTER NAME RTCYEARAx
0x13 for RTCYEARA1
Register Address
0x1A for RTCYEARA2
Reset Value 0x00
Special Features

RTC Year Alarm Register
6:0 YEARAx[6:0] If the value of YEARAx is equal to the value of YEAR and AEYEARAx is 1, an 0b0000000
7 AEYEARAx 0 = Alarm disable 0
1 = Alarm enable

RTCDOMAx: RTC ALARMx Day-of-Month Register
REGISTER NAME RTCDOMAx
0x14 for RTCDOMA1
Register Address
0x1B for RTCDOMA2
Reset Value 0x01
Special Feature

RTC Day Of Month Alarm 1 Register
5:0 DAYAx[5:0] If the value of DAYAx is equal to the value of DAY and AEDAYAx is 1, an 0b000001
6 RSVD Reserved 0
7 AEDAYAx 0 = Alarm disable 0
1 = Alarm enable
Note: It is the responsibility of the user to make sure that days selected for the month actually matches the intended
number of days in the month. For example, a user should not select 31 days for the months of February, April, June,
September, or November.
RTC Block Issues
Issue 1: Does not account for solar year which induces a calendar error on Feb 29, 2100.
Issue 2: Does not allow alarms in BCD to be set past year 2079.
Issue 3: Does not have ability to set the century. This is not necessarily a problem but it means that the host has to
control the century.
Pedigree
The RTC is shared between the PR83, PR80, and PQ63. PR61 and PR77 use a very similar RTC.

CNFG1_32K: 32kHz Oscillator Configuration 1
REGISTER NAME CNFG1_32K
Reset Value 0b x1xx 11xx (“x” is an OTP bit)
B[7:4] are reset by VRTC < VRTCUVLO
Reset Condition
B[3:0] are reset by VRTC < VRTCUVLO or global shutdown
Status of Crystal Driver Output

0 = Output frequency is not OK.
B7 32K_OK 0
1 = Output frequency is OK.
This is read only.
B6 Reserved 1
Crystal Driver Load Capacitance

0b00 = 12pF per node
B[5:4] 32KLOAD[1:0] 0b01 = 22pF per node xx
0b10 = No internal load cap selected
0b11 = 10pF per node
B3 Reserved 1
32kHz Oscillator Output Enable

B2 32K_OUT0_EN 0 = Disabled 1
1 = Enabled
32kHz Oscillator Mode of Operation

0b00 = Low-power mode
0b01 = Global low-power mode. The oscillator operates in low-jitter mode when
B[1:0] PWR_MD_32K[1:0] the global low-power mode signal is low. When the global low-power mode xx
signal is high, the oscillator operates in low-power mode.
0b10 = Same as 0b00
0b11 = Low-jitter mode

CNFGBBC: Backup Battery Configuration Register
REGISTER NAME CNFGBBC
Reset Value 0x41

Output Resistor
0x00 = 0.1kΩ0x01 = 1kΩ
7:6 BBCRS[1:0] 0b01
0x02 = 3kΩ
0x03 = 6kΩ
Low Charging Current Enable

5 BBCLOWIEN 0 = Enable 0
1 = Disable
Charging Voltage Limit Setting

0x00 = 2.5V
4:3 BBCVS[1:0] 0x01 = 3.0V 0b00
0x02 = 3.3V
0x03 = 3.5V
Charging Current Setting

BBCLOWIEN = 0
0x00 = 50ΜA
0x01 = 50μA
0x02 = 50μA
2:1 BBCCS[1:0] 0x03 = 100μA 0b00
BBCLOWIEN = 1
0x00 = 200μA
0x01 = 600μA
0x10 = 800μA
0x11 = 400μA
Backup Battery Charger Enable

0 BBCEN 0 = Backup battery charger off 1
1 = Backup battery charger on

ONOFFCNFG1: On/Off Controller Configuration Register 1
REGISTER NAME ONOFFCNFG1
Reset Value 0b 0xxx x00x (“x” is an OTP bit)
Software Reset. See Figure 4 for a flow diagram.

0 = No action
1 = Generates a global shutdown event that initiates the FPS0 and FPS1 power-down event
B7 SFT_RST
and generates a reset.
If both SFT_RST and PWR_OFF are set, the resulting action is SFT_RST. See the SFT_RST
and PWR_OFF Logic table.
B6 RSVD Reserved. Write 1. Read is don’t care.

Manual Reset Time
0b000 = 2s 0b100 = 6s
B[5:3] MRT[2:0] 0b001 = 3s 0b101 = 8s
0b010 = 4s 0b110 = 10s
0b011 = 5s 0b111 = 12s
Sleep Enable
0 = Pulling EN1 low does not place the AP into sleep mode
1 = Clears the latch that enables FPS1 from a wakeup event (“WAKE”). With this latch clear,
B2 SLPEN the AP can be placed into sleep mode by pulling EN1 low.
SLPEN is automatically cleared when the MAX77863 “OFF” signal rises or when a wakeup
event occurs.
Power Off. See Figure 4

0 = No action
1 = Generates a global shutdown event that initiates the FPS0 and FPS1 power-down event
B1 PWR_OFF but does not generate a reset. Note that PWR_OFF is cleared at the end of any global
shutdown event that it generates.
If both SFT_RST and PWR_OFF are set, the resulting action is SFT_RST. See the SFT_RST
and PWR_OFF Logic table.
EN0 Delay
B0 EN0DLY 0 = The only delay for EN0 is the debounce circuit.
1 = In addition to the debounce circuit, there is an addition 1 second delay for EN0.
SFT_RST and PWR_OFF Logic

SFT_RST PWR_OFF BEHAVIOR
0 0 No action
0 1 Power off function
1 0 Software reset function
1 1 Reserved

ONOFFCNFG2: On/Off Controller Configuration Register 2
REGISTER NAME ONOFFCNFG2
Reset Value 0b 000x x111

Automatic Wakeup Due To Software Reset (Figure 4)
0 = Setting SFT_RST results in a power down and default off state where the device waits
B7 SFT_RST_WK
for a wakeup event.
1 = Setting SFT_RST results in a power cycle and the default on state.
Automatic Wakeup Due To System Watchdog Reset (Figure 4)

0 = A system watchdog timer expiring results in a power down and default-off state where the
B6 WD_RST_WK
device waits for a wakeup event.
1 = a system watchdog time expiring results in a power cycle and the default on state
Active-Low, Low-Power Mode During Sleep Mask Bit

0 = Masked. EN1 cannot affect EN1_LPM and LPM_BUS.
1 = Unmasked. If the IC is not asserting RSO the EN1 signal can affect
B5 nSLP_LPM_MSK
EN1_LPM and LPM_BUS. See Figure 8 for the simplified logic.
nSLP_LPM_MSK is automatically cleared when the MAX77863 “OFF” signal rises.
Wakeup on ACOK
B4 WK_ACOK 0 = An ACOK event does not generate a wakeup signal.
1 = An ACOK event generates a wakeup signal.
Wakeup on LID
B3 WK_LID 0 = A LID event does not generate a wakeup signal.
1 = A LID event generates a wakeup signal.
Wakeup on ALARM1_R
B2 WK_ALARM1R 0 = An ALARM1_R event does not generate a wakeup signal.
1 = An ALARM1_R event generates a wakeup signal.
Wakeup on ALARM2_R
B1 WK_ALARM2R 0 = An ALARM2_R event does not generate a wakeup signal.
1 = An ALARM2_R event generates a wakeup signal.
Wakeup on EN0
B0 WK_EN0 0 = An EN0 event does not generate a wakeup signal.
1 = An EN0 event generates a wakeup signal.

ONOFFIRQ: On/Off Controller Interrupt Register
REGISTER NAME ONOFFIRQ
Reset Value 0x00
Access Type Read

ACOK Rising Interrupt
B7 ACOK_R 0 = No ACOK rising edges have occurred since the last time this bit was read. 0
1 = An ACOK rising edge as occurred since the last time this bit was read.
ACOK Falling Interrupt
B6 ACOK_F 0 = No ACOK falling edges have occurred since the last time this bit was read. 0
1 = An ACOK falling edge as occurred since the last time this bit was read.
LID Rising Interrupt
B5 LID_R 0 = No LID rising edges have occurred since the last time this bit was read. 0
1 = An LID rising edge as occurred since the last time this bit was read.
LID Falling Interrupt
B4 LID_F 0 = No LID falling edges have occurred since the last time this bit was read. 0
1 = An LID falling edge as occurred since the last time this bit was read.
EN0 Rising Interrupt
B3 EN0_R 0 = No EN0 rising edges have occurred since the last time this bit was read. 0
1 = An EN0 rising edge as occurred since the last time this bit was read.
EN0 Falling Interrupt
B2 EN0_F 0 = No EN0 falling edges have occurred since the last time this bit was read. 0
1 = An EN0 falling edge as occurred since the last time this bit was read.
EN0 Active for 1s Interrupt
B1 EN0_1SEC 0 = EN0 has not been active for 1 second since the last time this bit was read. 0
1 = EN0 has been active for 1 second since the last time this bit was read.
Manual Reset Warning Interrupt

The time for the hard power off warning is one setting shorter than what is programmed
by MRT[2:0] (i.e., HRDPOW[2:0]-1). When MRT[2:0] = 0b000, MRWRN is essentially a
B0 MRWRN 0
don’t care.
0 = EN0 has not been active for MRT[2:0]-1 since the last time this bit was read.
1 = EN0 has been active for MRT[2:0]-1 since the last time this bit was read.

ONOFFIRQM: On/Off Controller Interrupt Mask Register
REGISTER NAME ONOFFIRQM
Reset Value 0x00

ACOK Rising Interrupt Mask
B7 ACOK_RM 0 = Unmasked 0
1 = Masked
ACOK Falling Interrupt Mask
B6 ACOK_FM 0 = Unmasked 0
1 = Masked
LID Rising Interrupt Mask
B5 LID_RM 0 = Unmasked 0
1 = Masked
LID Falling Interrupt Mask
B4 LID_FM 0 = Unmasked 0
1 = Masked
EN0 Rising Interrupt Mask
B3 EN0_RM 0 = Unmasked 0
1 = Masked
EN0 Falling Interrupt Mask
B2 EN0_FM 0 = Unmasked 0
1 = Masked
EN0 Active for 1s Interrupt Mask
B1 EN0_1SECM 0 = Unmasked 0
1 = Masked
Manual Reset Warning Interrupt Mask
B0 MRWRNM 0 = Unmasked 0
1 = Masked

ONOFFSTAT: On/Off Controller Status Register
REGISTER NAME ONOFFSTAT
Reset Value 0x00
Access Type Read

EN0 Input Status
For OTP_EN0AL = 0
0 = EN0 is not active (logic low).
1 = EN0 is active (logic high).
B2 EN0 0
For OTP_EN0AL = 1
0 = EN0 is not active (logic high).
1 = EN0 is active (logic low).
ACOK Input Status
For OTP_ACOKAL = 0
0 = ACOK is not active (logic low).
1 = ACOK is active (logic high).
B1 ACOK 0
For OTP_ACOKAL = 1
0 = ACOK is not active (logic high).
1 = ACOK is active (logic low).
LID Input Status
For OTP_LIDAL = 0
0 = LID is not active (logic low).
1 = LID is active (logic high).
B0 LID 0
For OTP_LIDAL = 1
0 = LID is not active (logic high).
1 = LID is active (logic low).

NVERC: Non-Volatile Event Recorder
REGISTER NAME NVERC
Reset Value 0x40
Access Type Read only

Shutdown Due to Reset Input
B7 RSTIN 0 = The reset input signal (RSI) did not cause a global shutdown. 0
1 = The reset input signal (RSI) caused a global shutdown.
Shutdown Due to Main-Battery Undervoltage Lockout
0 = Main-battery did not cause a global shutdown.
1 = The main-battery caused a global shutdown by falling below its UVLO threshold
B6 MBU 1
(VMBATT < VMBATTUVLO). If the sudden momentary power loss (SMPL) function is
enabled, the PMIC can automatically recover from a momentary power loss.
See the Voltage Monitors section for more information.
Shutdown Due to Main-Battery Overvoltage Lockout

0 = Main-battery did not cause a global shutdown.
B5 MBO 0
1 = The main-battery caused a global shutdown by rising above its OVLO threshold
(VMBATT < VMBATTOVLO).
Shutdown Due to Main-Battery Low

B4 MBLSD 0 = Main-battery low did not cause a global shutdown. 0
1 = Main-battery low caused a global shutdown because MBLPD is set and VMON < VMONL.
Shutdown Due to Junction Temperature Overload
B3 TOVLD 0 = the junction temperature did not cause a global shutdown 0
1 = the junction temperature caused a global shutdown by rising above TJSHDN.
Shutdown Due to Hard-Reset (a.k.a. Manual Reset)
B2 HDRST 0 = The hard-reset function did not cause a global shutdown. 0
1 = The hard-reset function caused a global shutdown.
Shutdown Due to System Watchdog Timer
B1 WTCHDG 0 = The system watchdog timer did not cause a global shutdown. 0
1 = The system watchdog timer caused a global shutdown.
Shutdown Due to Shutdown Pin (SHDN)
B0 SHDN 0 = The shutdown pin did not cause a global shutdown. 0
1 = The shutdown pin caused a global shutdown.

NVERC: Non-Volatile Event Recorder (continued)
REGISTER
REGISTER
ADDRESS B0
NAME B7 B6 B5 B4 B3 B2 B1
(HEX)
0x43 CNFGFPS0 RSVD RSVD TFPS0[2:0] SRCFPS0[1:0] ENFPS0
0x4F FPS_SD0 FPSSRC_SD0[1:0] FPSPU_SD0[2:0] FPSPD_SD0[2:0]
0x50 FPS_SD1 FPSSRC_SD1[1:0] FPSPU_SD1[2:0] FPSPD_SD1[2:0]
0x53 FPS_SD4 RSVD RSVD RSVD RSVD RSVD RSVD RSVD RSVD
0x54 FPS_GPIO1 FPSSRC_GPIO1[1:0] FPSPU_GPIO1[2:0] FPSPD_GPIO1[2:0]
0x57 FPS_RSO FPSSRC_RSO[1:0] FPSPU RSO[2:0] FPSPD_RSO[2:0]

CNFGFPSx : Flexible Power Sequencing x Master Configuration Register
This register contains the configuration information for the flexible power sequencing master timer x configuration.
REGISTER NAME CNFGFPS0/1

0x43: CNFGFPS0
Register Address
0x44: CNFGFPS1
Reset Value 0b 00xx xxxx (“x” is an OTP bit)
Special Features

MSB
Reserved for future use.
B7
B6 Reserved for future use.
B5 Timer Period. Specifies the time period between each sequencer event.
0x00 = 0b000 = 40µs
B4
0x04 = 0b100 = 640µs
0x01 = 0b001 = 80µs

0x05 = 0b101 = 1,280µs
TFPSx[2:0]
0x02 = 0b010 = 160µs
B3 0x06 = 0b110 = 2,560µs
0x03 = 0b011 = 320µs

0x07 = 0b111 = 5,120µs
Enable Source. Specifies the enable source for the sequencer.

B2
0b00 = EN0 hardware input
SRCFPSx[1:0] 0b01 = EN1 hardware input
0b10 = ENFPSx software bit
B1
0b11 = Reserved
Software Enable
0 = Disable FPS0/1
LSB
ENFPSx 1 = Enable FPS0/1
B0
X = ENFPSx is a don’t care if SRCFPS0/1[1:0]≠0b10

CNFGFPSx : Flexible Power Sequencing x Master Configuration Register (continued)
REGISTER NAME CNFGFPS2
Register Address 0x45: CNFGFPS2
Reset Value 0b 00xx xxxx (“x” is an OTP bit)
Access Type Read/Write
Special Features
Reset Condition Global Shutdown

MSB
Reserved for future use.
B7
B6 Reserved for future use.
Timer Period.
B5
Specifies the time period between each sequencer event.
0x00 = 0b000 = 40µs 0x04 = 0b100 = 640µs

B4 TFPS2[2:0]
0x01 = 0b001 = 80µs 0x05 = 0b101 = 1,280µs
0x02 = 0b010 = 160µs 0x06 = 0b110 = 2,560µs
B3
0x03 = 0b011 = 320µs 0x07 = 0b111 = 5,120µs
Enable Source. Specifies the enable source for the sequencer.

B2
0b00 = FPS2 enable follows FPS0
SRCFPS2[1:0] 0b01 = FPS2 enable follows FPS1
0b10 = ENFPS2 software bit
B1
0b11 = Reserved
Software Enable
0 = Disable FPS2
LSB
ENFPS2 1 = Enable FPS2
B0
X = ENFPS2 is a don’t care if SRCFPS2[1:0]≠0b10

FPS_x: Flexible Power Sequencing Slave Configuration Register (FPSx)
This register contains the configuration information for the flexible power sequencing slave configuration register x.
REGISTER NAME FPS_x

Register Address 18 total FPSx registers–0x46 to 0x57
Reset Value 0b xxxx xxxx (“x” is an OTP bit)
Special Features

Regulator Flexible Power Sequencer Source
0b00 = FPS0
0b01 = FPS1
0b10 = FPS2
B[7:6] FPSSRCx[1:0]
0b11 = Not configured as part of a flexible power sequence:
The LDO enables are controlled by PWR_MD_Lx.
The step-down regulator enables are controlled by PWR_MD_SDx.
nRST_IO is transparent with respect to the flexible power sequencers.
Regulator Flexible Power Sequencer Power Up Period. Specifies the power up time
slots.
0x0 = 0b000 = 0
0x1 = 0b001 = 1
0x2 = 0b010 = 2
B[5:3] FPSPUx[2:0]
0x3 = 0b011 = 3
0x4 = 0b100 = 4
0x5 = 0b101 = 5
0x6 = 0b110 = 6
0x7 = 0b111 = 7
Regulator Flexible Power Sequencer Power Up Period. Specifies the power up time
slots.
0x0 = 0b000 = 0
0x1 = 0b001 = 1
0x2 = 0b010 = 2
B[2:0] FPSPDx[2:0]
0x3 = 0b011 = 3
0x4 = 0b100 = 4
0x5 = 0b101 = 5
0x6 = 0b110 = 6
0x7 = 0b111 = 7

Typical Application Circuit
AVSD VMBA TT
VSD2 IN_LDO0-1 4.7µF
1µF INA_SD0 6.3V
6.3V IN_LDO2
0603
0402 1µH > 4A PGND
GND LXA_SD0 VSD0
22µF
VMBA TT IN_LDO3-5 PGA_S D0 6.3V 0.6V TO 1.4V
1µF 6A CONTINUOUS
6.3V IN_LDO4-6 PGND 0805
PGND 8A P EAK
0402
GND INB_SD0 VMBA TT
4.7µF
VSD3 IN_LDO7-8 6.3V
1µF 0603
6.3V 1µH > 4A PGND
0402 LXB_SD0
GND MAX77863 22µF
PGB_S D0 6.3V
PGND 0805
0.8 TO 2.35V AT 150mA VLDO0 OUT_LDO0 FB_SD0 PGND
0.8 TO 2.35V AT 150mA VLDO1 OUT_LDO1 SNSP_SD0 22µF
ALL LDOs LOAD 4V
UTILIZE THE 0.8 TO 3.95V AT 150mA VLDO2 OUT_LDO2 SNSN_SD0 0603
POINT-OF- 0.8 TO 3.95V AT 300mA VLDO3 OUT_LDO3
IN_SD1 VMBA TT
LOAD 0.8 TO 1.58V AT 150mA VLDO4 OUT_LDO4 2.2µF
CAPACITOR 0.8 TO 3.95V AT 150mA VLDO5 OUT_LDO5 6.3V PGND
FOR 0603
0.8 TO 3.95V AT 150mA VLDO6 OUT_LDO6 1µH > 3A PGND
STABILI TY 0.8 TO 2.35V AT 450mA VLDO7 OUT_LDO7 LX_SD1 VSD1
0.8 TO 2.35V AT 300mA VLDO8 OUT_LDO8 PG_SD1 22µF 0.6V TO 1.55V AT 3A
6.3V
PGND 0805
MON FB_SD1 PGND
VMBA TT MBA TT SNSP_SD1 22µF
0.1µF LOAD 4V
1S2P 6.3V SNSN_SD1 0603
Li+ OR 0402 GND
Li-POLY IN_SD2 VMBA TT
GND 2.2µF
6.3V PGND
0603
PGND BBATT 1µH > 2.5A
PGND
0.1µF LX_SD2 VSD2
LITHIUM 6.3V 22µF
0402 PG_SD2 6.3V 0.6V TO 3.38V AT 2A
MANGANESE
XOUT PGND 0603
FB_SD2 10µF
PGND LOAD 6.3V
GND 0603
XIN IN_SD3 VMBA TT
XGND 2.2µF
6.3V PGND
GND 0603
1µH > 2.5A PGND
32kHz_OUT 32k_OUT0 LX_SD3 VSD3
22µF
PG_SD3 6.3V 0.6V TO 3.38V AT 2A
VSD2 INI2C
0.1µF PGND 0603
6.3V FB_SD3 10µF
10 0k
2.2 k
2.2 k
0402 PGND LOAD 6.3V

0603
GND
SDA SDA GPIO_I NA VMBA TT
0.1µF PGND
SCL SCL GPIO0 GPIO0 6.3V
nIRQ nIRQ GPIO1 GPIO1 0402
GPIO2 GPIO2 GND
EN0
GPIO3 GPIO3
EN1
EN2 GPIO_I NB VSD2
0.1µF
GPIO4 GPIO4 6.3V
GND D_SD3 GPIO5 GPIO5 0402
GPIO6 GPIO6 GND
FROM UP THERMAL SENSOR SHDN GPIO7 GPIO7
FROM SYSTEM’S BATTERY CHARGER ACOK
VSD2
FROM SYSTEM’S BATTERY DOOR LID 100k
nRST_IO nRESET_OUT
RESET
NICx
BUTTON
GND GND GND XGND PGND
Figure 40. MAX77863 Typical Application Circuit for 1s Battery Configuration

Typical Application Circuit (continued)
AC-TO-DC ADAPTER BATTERY EN_5V0

CHARGER STEP-DOW N
MBA TT
REGULATOR
2S1P LOW-IQ LDO
Li+ OR
Li-POLY
VSD2 IN_LDO0-1 AVSD SD5V0

1µF 4.7µF
6.3V IN_LDO2 INA_SD0 6.3V
SD5V0
1µF 0402 0603
VSD3 6.3V GND 1µH > 4A PGND
1µF 0402 IN_LDO3-5
6.3V LXA_SD0 VSD0
GND IN_LDO4-6 22µF
0402 PGA_S D0 6.3V 0.6V TO 1.4V
GND IN_LDO7-8 PGND 0805 6A CONTINUOUS
PGND 8A P EAK
0.8 to 2.35V at 150mA VLDO0 OUT_LDO0 INB_SD0 SD5V0
4.7µF
ALL LDOs 0.8 to 2.35V at 150mA VLDO1 OUT_LDO1 6.3V
MAX77863 0603
UTILIZE THE 0.8 to 3.95V at 150mA VLDO2 OUT_LDO2
1µH > 4A PGND
POINT-OF- 0.8 to 3.95V at 300mA VLDO3 OUT_LDO3
LXB_SD0
LOAD 0.8 to 1.58V at 150mA VLDO4 OUT_LDO4 22µF
PGB_S D0 6.3V
CAPACITOR 0.8 to 3.95V at 150mA VLDO5 OUT_LDO5
PGND 0805
FOR 0.8 to 3.95V at 150mA VLDO6 OUT_LDO6
STABILI TY FB_SD0 PGND
0.8 to 2.35V at 450mA VLDO7 OUT_LDO7 22µF
SNSP_SD0
0.8 to 2.35V at 300mA VLDO8 OUT_LDO8 LOAD 4V
SNSN_SD0 0603
MON
MBA TT
0.1µF IN_SD1 SD5V0 PGND
GND 6.3V 2.2µF
0402 GND 6.3V
0603
GND 1µH > 3A PGND
LITHIUM 0.1µF
6.3V BBATT LX_SD1 VSD1
MANGANESE 22µF
0402 XOUT PG_SD1 6.3V 0.6V TO 1.55V AT 3A
XIN PGND 0805
GND XGND FB_SD1 PGND
SNSP_SD1 22µF
32KHZ_OUT GND LOAD 4V
SNSN_SD1 0603
32k_OUT0
VSD2 INI2C
0.1µF
6.3V IN_SD2 SD5V0 PGND
2.2µF
10 0k
2.2 k
2.2 k
0402 6.3V
GND 0603
1µH > 2.5A PGND
SDA SDA
LX_SD2 VSD2
SCL SCL 22µF
PG_SD2 6.3V 0.6V TO 3.38V AT 2A
nIRQ nIRQ
PGND 0603
EN0 FB_SD2 10µF
PGND LOAD 6.3V
EN1 0603
EN2
IN_SD3 SD5V0
GND D_SD3 2.2µF PGND
6.3V
FROM UP THERMAL SENSOR THERM SHDN 0603
1µH > 2.5A PGND
FROM SYSTEM’S BATTERY CHARGER ACOK ACOK
LX_SD3 VSD3
FROM SYSTEM’S BATTERY DOOR LID LID 22µF
PG_SD3 6.3V 0.6V TO 3.38V AT 2A
PGND 0603
GPIO_I NA 10µF
0.1µF FB_SD3
6.3V GPIO0 GPIO0 PGND LOAD 6.3V
0402 GPIO1 GPIO1 0603
NICx
GND EN_5V0 GPIO2
GPIO3 GPIO3 GND PGND
VSD2
VSD2 GPIO_I NB 100k
0.1µF
6.3V GPIO4 GPIO4 nRST_IO nRESET_OUT
0402 GPIO5 GPIO5
GND GPIO6 GPIO6 RESET
GPIO7 GPIO7 BUTTON GND XGND PGND
GND
Figure 41. MAX77863 Typical Application Circuit for 2s Battery Configurations

Ordering Information
PART PIN-PACKAGE OPTIONS
90-WLP, 0.4mm Pitch, 4 DC-to-DC
MAX77863AEWJ+T
10 x 9 Array, 4.1mm x 3.8mm x 0.7mm OTP Version CID4 = 0x01
All devices are specified over the -40°C to +85°C ambient operating temperature range.
+Denotes a lead(Pb)-free/RoHS-compliant package.
T = Table and reel.
Package Information
For the latest package outline information and land patterns
(footprints), go to www.maximintegrated.com/packages. Note
that a “+”, “#”, or “-” in the package code indicates RoHS status
only. Package drawings may show a different suffix character, but
the drawing pertains to the package regardless of RoHS status.
PACKAGE PACKAGE OUTLINE LAND

TYPE CODE NO. PATTERN NO.
90 Bump,
Maxim’s
WLP
Application
0.4mm Pitch,
W903A4+1 21-0573 Note 1891:
10 x 9 Array
Wafer-Level
4.1 x 3.8 x
Package (WLP)
0.7mm

Revision History
REVISION REVISION PAGES
DESCRIPTION
NUMBER DATE CHANGED
0 9/19 Initial release —
For pricing, delivery, and ordering information, please visit Maxim Integrated’s online storefront at https://www.maximintegrated.com/en/storefront/storefront.html.
Maxim Integrated cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim Integrated product. No circuit patent licenses
are implied. Maxim Integrated reserves the right to change the circuitry and specifications without notice at any time. The parametric values (min and max limits)
shown in the Electrical Characteristics table are guaranteed. Other parametric values quoted in this data sheet are provided for guidance.
Maxim Integrated and the Maxim Integrated logo are trademarks of Maxim Integrated Products, Inc. © 2019 Maxim Integrated Products, Inc. │ 183
Mouser Electronics
Authorized Distributor
Click to View Pricing, Inventory, Delivery & Lifecycle Information:
Maxim Integrated:
MAX77863AEWJ+ MAX77863AEWJ+T

Max77863 1663701

Uploaded by

Copyright:

Available Formats

Max77863 1663701

Uploaded by

Document Information

Original Title

Copyright

Available Formats

Share this document

Share or Embed Document

Sharing Options

Did you find this document useful?

Is this content inappropriate?

Copyright:

Available Formats

Max77863 1663701

Uploaded by

Copyright:

Available Formats

EVALUATION KIT AVAILABLE

Click here for production status of specific part numbers.

MAX77863 Complete System PMIC, Featuring 13 Regulators,

General Description Benefits and Features

19-7424; Rev 0; 9/19

www.maximintegrated.com Maxim Integrated │ 2

TABLE OF CONTENTS (CONTINUED)

www.maximintegrated.com Maxim Integrated │ 3

TABLE OF CONTENTS (CONTINUED)

www.maximintegrated.com Maxim Integrated │ 4

TABLE OF CONTENTS (CONTINUED)

I2C Slave Address . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 114

www.maximintegrated.com Maxim Integrated │ 5

Figure 1. Global Resource Logic . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 69

www.maximintegrated.com Maxim Integrated │ 6

LIST OF FIGURES (CONTINUED)

Table 1. Regulator Summary . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 62

www.maximintegrated.com Maxim Integrated │ 7

www.maximintegrated.com Maxim Integrated │ 8

PARAMETER SYMBOL CONDITIONS MIN TYP MAX UNITS

All regulators off, 32kHz oscillator in low-

IQ_MBATT + All regulators off, 32kHz oscillator in

AVSD Low Threshold

www.maximintegrated.com Maxim Integrated │ 9

PARAMETER SYMBOL CONDITIONS MIN TYP MAX UNITS

Current into MBATT

Current into MBATT,

www.maximintegrated.com Maxim Integrated │ 10

PARAMETER SYMBOL CONDITIONS MIN TYP MAX UNITS

Current into MBATT,

BACKUP-BATTERY POWER INPUT

VMBATT = 0V, VBBATT = 2.45V 2.0

www.maximintegrated.com Maxim Integrated │ 11

PARAMETER SYMBOL CONDITIONS MIN TYP MAX UNITS

Reset Output Deassert OTP_TRSTO[1:0] = 0b01 10.24

www.maximintegrated.com Maxim Integrated │ 12

PARAMETER SYMBOL CONDITIONS MIN TYP MAX UNITS

Output High Leakage TA = +25°C 0.001 1

Internal Pulldown RPDACOK ACOK, OTP_ACOKAL = 0, Figure 25 100

ISOURCE = 2mA, OTP_32K = 0, 0.7 x

Output High Leakage TA = +25°C, OTP_32K = 1,

www.maximintegrated.com Maxim Integrated │ 13

PARAMETER SYMBOL CONDITIONS MIN TYP MAX UNITS

GPIO OPEN-DRAIN OUTPUT—GPIO0-GPIO7

www.maximintegrated.com Maxim Integrated │ 14

PARAMETER SYMBOL CONDITIONS MIN TYP MAX UNITS

VSD0 = 1.2V, accuracy includes TA = +25°C -1.5 0 +1.5

VSD0 from 0.8V to 1.4V,

Output Voltage VSD0 from 1.0V to 1.4V,

Supply Quiescent Additional current consumed ROVS_EN_ µA

IQ_PWM_SD0 Switching, no load, forced PWM mode 20 mA

www.maximintegrated.com Maxim Integrated │ 15

PARAMETER SYMBOL CONDITIONS MIN TYP MAX UNITS

VSD0 Ripple in Skip Skip mode, no load, CSD0 = 2 x 22µF 40

Output disabled, VOUT = 1V, current from

Output disabled, resistance from FB_SD0 to

Nominal capacitor value 44

Minimum Output 0µA < IOUT0 < Minimum capacitor value

Output Inductor L MAX DCR = 100mΩ 1.0 µH