KAI 11000 LongSpec
KAI 11000 LongSpec
DEVICE
PERFORMANCE
SPECIFICATION
KODAK KAI-11000M
KODAK KAI-11000CM
Image Sensor
4008 (H) x 2672 (V)
Interline Transfer
Progressive Scan CCD
TABLE OF CONTENTS
DEVICE DESCRIPTION...........................................................................................................................................5
DEVICE DESCRIPTION...........................................................................................................................................6
ARCHITECTURE .........................................................................................................................................................6
OVERALL ...................................................................................................................................................................6
Pixel .....................................................................................................................................................................7
Vertical to Horizontal Transfer............................................................................................................................8
Horizontal Register to Floating Diffusion ...........................................................................................................9
Horizontal Register Split....................................................................................................................................10
Single Output Operation ....................................................................................................................................10
Dual Output Operation ......................................................................................................................................10
Output ................................................................................................................................................................11
PHYSICAL DESCRIPTION ..........................................................................................................................................12
Pin Description and Device Orientation............................................................................................................12
PERFORMANCE .....................................................................................................................................................13
POWER - ESTIMATED ...............................................................................................................................................13
FRAME RATES – CONTINUOUS MODE .....................................................................................................................13
IMAGING PERFORMANCE .........................................................................................................................................14
Image Performance Operational Conditions.....................................................................................................14
Imaging Performance Specifications .................................................................................................................14
Defect Definitions ..............................................................................................................................................17
Defect Map.........................................................................................................................................................17
Quantum Efficiency............................................................................................................................................18
Angular Quantum Efficiency..............................................................................................................................20
TEST DEFINITIONS ...............................................................................................................................................21
TEST REGIONS OF INTEREST ....................................................................................................................................21
OVERCLOCKING ......................................................................................................................................................21
Tests ...................................................................................................................................................................22
OPERATION.............................................................................................................................................................23
MAXIMUM RATINGS ................................................................................................................................................23
MAXIMUM VOLTAGE RATINGS BETWEEN PINS .......................................................................................................23
DC BIAS OPERATING CONDITIONS ..........................................................................................................................24
POWER UP SEQUENCE .............................................................................................................................................24
AC OPERATING CONDITIONS ..................................................................................................................................25
Clock Levels.......................................................................................................................................................25
Clock Line Capacitances ...................................................................................................................................25
TIMING REQUIREMENTS ..........................................................................................................................................26
MAIN TIMING – CONTINUOUS MODE ......................................................................................................................27
FRAME TIMING – CONTINUOUS MODE ....................................................................................................................28
Frame Timing without Binning ..........................................................................................................................28
Frame Timing for Vertical Binning by 2............................................................................................................28
Frame Timing Edge Alignment ..........................................................................................................................29
LINE TIMING – CONTINUOUS MODE ........................................................................................................................30
Line Timing Single Output .................................................................................................................................30
Line Timing Dual Output – Left Output.............................................................................................................30
Line Timing Dual Output – Right Output ..........................................................................................................31
Line Timing Vertical Binning by 2 .....................................................................................................................31
TABLE OF FIGURES
Figure 1 - Sensor Architecture ..................................................................................................................................... 6
Figure 2 - Pixel Architecture......................................................................................................................................... 7
Figure 3 - Vertical to Horizontal Transfer Architecture ................................................................................................. 8
Figure 4 - Horizontal Register to Floating Diffusion Architecture.................................................................................. 9
Figure 5 - Horizontal Register .................................................................................................................................... 10
Figure 6 - Output Architecture.................................................................................................................................... 11
Figure 7 - Power ........................................................................................................................................................ 13
Figure 8 - Frame Rates .............................................................................................................................................. 13
Figure 9 - Color with Microlens Quantum Efficiency Using AR Glass ........................................................................ 18
Figure 10 - Color without Microlens Quantum Efficiency Using AR Glass ................................................................. 18
Figure 11 - Monochrome with Microlens Quantum Efficiency .................................................................................... 19
Figure 12 - Monochrome without Microlens Quantum Efficiency ............................................................................... 19
Figure 13 – Monochrome with Lenslets Angular Quantum Efficiency ........................................................................ 20
Figure 14 - Color with Lenslets Angular Quantum Efficiency ..................................................................................... 20
Figure 15 - Overclock Regions of Interest.................................................................................................................. 21
Figure 16 - Main Timing - Continuous Mode .............................................................................................................. 27
Figure 17 - Framing Timing without Binning............................................................................................................... 28
Figure 18 - Frame Timing for Vertical Binning by 2.................................................................................................... 28
Figure 19 - Frame Timing Edge Alignment ................................................................................................................ 29
Figure 20 - Line Timing Single Output ....................................................................................................................... 30
Figure 21 - Line Timing Dual Output – Left Output .................................................................................................... 30
Figure 22 – Line Timing Dual Output – Right Output ................................................................................................. 31
Figure 23 - Line Timing Vertical Binning by 2............................................................................................................. 31
Figure 24 - Line Timing Detail .................................................................................................................................... 32
Figure 25 - Line Timing by 2 Detail ............................................................................................................................ 32
Figure 26 - Line Timing Edge Alignment .................................................................................................................... 33
Figure 27 - Pixel Timing ............................................................................................................................................. 34
Figure 28 - Pixel Timing Detail ................................................................................................................................... 34
Figure 29 - Fast Line Dump Timing............................................................................................................................ 35
Figure 30 - Electronic Shutter Line Timing ................................................................................................................. 36
Figure 31 - Integration Time Definition....................................................................................................................... 36
Figure 32 - Package Drawing..................................................................................................................................... 40
Figure 33 - Die to Package Alignment ....................................................................................................................... 41
Figure 34 - Glass Drawing ......................................................................................................................................... 42
Figure 35 – AR Glass Transmission .......................................................................................................................... 43
SUMMARY SPECIFICATION
DEVICE DESCRIPTION
Architecture
Overall
16 Dark Rows
8 Buffer Rows
B G B G
G R G R
12 Buffer Columns
13 Buffer Columns
20 Dark Columns
19 Dark Columns
4008 (H) x 2672 (V)
Active Pixels
Pixel 1,1
4 Dummy Pixels
4 Dummy Pixels
B G B G
G R G R
8 Buffer Rows
17 Dark Rows
Single 4 20 12 4008 13 19 4
or
Dual 4 20 12 2004 2004 13 19 4
Output
Pixel
Top View
Cross Section Down Through VCCD
Direction
V1
of V1 V2 V1
Charge
Transfer
Photodiode 9.0
µm Direction of
Transfer Charge
n- n- n-
Gate
V2 n Transfer
p Well (GND)
9.0
µm n Substrate
True Two Phase Burried Channel VCCD
Lightshield over VCCD not shown
p p+ p n p p p+ n p
n p n p
p p
n n
Substrate Substrate
Lenslet
Top View
Direction of
Vertical
Charge V1
Transfer
Photo
diode
Transfer
Gate V2
V1
Fast
Line V2
Dump
Lightshield
not shown
H H
H2 H1S
1 2
S
B B
Direction of
Horizontal
Charge Transfer
n- n- n-
n+ n n+ n (burried channel)
Floating
Diffusion p (GND)
n (SUB)
H1 H2 H2 H1 H1 H2 H2 H1 H1 H2
H1BL H2SL H2BL H1SL H1BL H2SL H1BR H1SR H2BR H2SR
Pixel Pixel
2040 2041
Single Output
H1 H2 H2 H1 H1 H2 H1 H1 H2 H2
H1BL H2SL H2BL H1SL H1BL H2SL H1BR H1SR H2BR H2SR
Pixel Pixel
2040 2041
Dual Output
Output
H1B
HCCD
Charge
H1S
Transfer
H2B
H2S
31 KΩ
H1BIN
VDD
OG
RD
Floating
Diffusion VOUT
Physical Description
VRDR
VRDL
GND
GND
GND
GND
GND
GND
GND
GND
OGR
OGL
SUB
ESD
FD
FD
V1
V2
V1
V2
40 39 38 37 36 35 34 33 32 31 30 29 28 27 26 25 24 23 22 21
Pixel 1,1
1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20
H2BR
H1BR
H1SR
H2SR
H1BINR
VDDR
VOUTR
RR
RL
VOUTL
GND
GND
VDDL
H2SL
H1SL
H1BL
H2BL
GND
GND
H1BINL
PERFORMANCE
Power - Estimated
300
250
200
150
100
50
0
0 5 10 15 20 25 30
Horizontal Clock Frequency (MHz)
Figure 7 - Power
4.5
Dual output
4
3.5
Frame Rate (fps)
3
Single output
2.5
1.5
0.5
0
0 5 10 15 20 25 30
Pixel Clock (MHz)
Imaging Performance
Unless otherwise noted, the Imaging Performance Specifications are measured using the following
conditions:
Notes:
1. Electronic shutter is not used. Integration time equals frame time.
2. LEDs used: Blue: Nichia NLPB500, Green: Nichia NSPG500S and Red: HP HLMP-8115.
3. For monochrome sensor, only green LED used.
Maximum
Photoresponse NL n/a 2 % Design 2, 3
Nonlinearity
Maximum Gain
Difference Between ∆G n/a 10 % Design 2, 3
Outputs
Max. Signal Error due
∆NL n/a 1 % Design 2, 3
to Nonlinearity Dif.
Horizontal CCD Charge
HNe 139 ke- Design
Capacity
Vertical CCD Charge
VNe 90 91 ke- Die
Capacity
Photodiode Charge
PNe 58 60 ke- Die
Capacity
Horizontal CCD Charge
HCTE 0.99999 n/a Design
Transfer Efficiency
Vertical CCD Charge
VCTE 0.99999 n/a Design
Transfer Efficiency
Tempera-
Samp-
ture(s)
Description (cont) Symbol Min. Nom. Max. Units ling Notes Test
Tested At
Plan
(°C)
Photodiode Dark
Ipd n/a 800 e/p/s Die 27, 40
Current
Photodiode Dark
Ipd n/a 0.15 nA/cm2 Die 27, 40
Current
Vertical CCD Dark
Ivd n/a 3800 e/p/s Die 27, 40
Current
Vertical CCD Dark
Ivd n/a 0.5 nA/cm2 Die 27, 40
Current
Image Lag Lag n/a <10 50 e- Design
Antiblooming Factor Xab 100 300 n/a Design
Vertical Smear Smr n/a -85 -75 dB Design
-
Total Noise ne-T 30 e rms Design 4
Dynamic Range DR 66 dB Design 5
Output Amplifier DC
Vodc 4 9 14 V Die
Offset
Output Amplifier
F-3db 106 MHz Die 6
Bandwidth
Output Amplifier
ROUT 100 150 200 Ohms Die
Impedance
Output Amplifier
∆V/∆N 13 µV/e- Design
Sensitivity
KAI-11000M
Tempera-
Samp-
ture(s)
Description Symbol Min. Nom. Max. Units ling Notes Test
Tested At
Plan
(°C)
Peak Quantum
QEmax 45 50 n/a % Design
Efficiency
Peak Quantum
λQE n/a 500 n/a nm
Efficiency Wavelength
KAI-11000CM
Tempera-
Samp-
ture(s)
Description Symbol Min. Nom. Max. Units ling Notes Test
Tested At
Plan
(°C)
Notes:
1. Per color.
2. Value is over the range of 10% to 90% of photodiode saturation.
3. Value is for the sensor operated without binning
4. Includes system electronics noise, dark pattern noise and dark current shot noise at 30 MHz.
5. Uses 20LOG(PNe/ ne-T)
6. Last stage only, Cload=10pF. Then f-3db = (1 / (2π*Rout*Cload))
Defect Definitions
Major dark
field
Defect >= 239 mV 1 1
defective
pixel
100 100 200 200 27, 40
Major bright
field
Defect >= 15 % 1 2
defective
pixel
Minor dark
field
Defect >= 123 mV 1000 1000 2000 2000 27, 40 1 1
defective
pixel
A group of 2 to “N”
contiguous major 1 20 20 20
Cluster defective pixels, but
N=10 N=10 N=10 N=12 27, 40 1
defect no more than “W”
adjacent defects W=3 W=3 W=3 W=5
horizontally
A group of more than
Column 10 contiguous major
0 0 10 2 27, 40 1
defect defective pixels along
a single column
Notes:
1. There will be at least two non-defective pixels separating any two major defective pixels.
Defect Map
The defect map supplied with each sensor is based upon testing at an ambient (27°C) temperature.
Minor point defects are not included in the defect map. All pixels are referenced to
pixel 1,1 in the defect map.
Quantum Efficiency
Color with Microlens Quantum Efficiency
0.45
0.40
Absolute Quantum Efficiency
0.35
0.30
0.25
0.20
0.15
0.10
0.05
0.00
400 500 600 700 800 900 1000
Wavelength (nm )
0.18
0.16
Absolute Quantum Efficiency
0.14
0.12
0.10
0.08
0.06
0.04
0.02
0.00
400 500 600 700 800 900 1000
Wavelength (nm )
0.60
0.50
Absolute Quantum Efficiency
0.40
0.30
0.20
0.10
0.00
300 400 500 600 700 800 900 1000
Wavelength (nm )
0.20
0.18
0.16
Absolute Quantum Efficiency
0.14
0.12
0.10
0.08
0.06
0.04
0.02
0.00
400 500 600 700 800 900 1000
Wavelength (nm )
100%
90%
Vertical
Relative Quantum Efficiency (%)
80%
70%
60%
50%
Horizontal
40%
30%
20%
10%
0%
0 5 10 15 20 25 30
Angle (degress)
100%
Red
90% Vertical
Green
80% Blue
Vertical
Relative Quantum Efficiency
70%
60%
50%
40%
Horizontal
30%
20%
10%
0%
-25 -20 -15 -10 -5 0 5 10 15 20 25
Angle (degress)
TEST DEFINITIONS
Only the active pixels are used for performance and defect tests.
OverClocking
The test system timing is configured such that the sensor is overclocked in both the vertical and
horizontal directions. See Figure 15 for a pictorial representation of the regions.
Pixel 1,1
Horizontal Overclock
V
Vertical Overclock
Tests
1. Dark field defect test
This test is performed under dark field conditions. The sensor is partitioned into 384 sub regions of
interest, each of which is 167 by 167 pixels in size. In each region of interest, the median value of all
pixels is found. For each region of interest, a pixel is marked defective if it is greater than or equal to
the median value of that region of interest plus the defect threshold specified in the “Defect
Definitions” section.
The sensor is then partitioned into 384 sub regions of interest, each of which is 167 by 167 pixels in
size. In each region of interest, the average value of all pixels is found. For each region of interest, a
pixel is marked defective if it is greater than or equal to the median value of that region of interest plus
the bright threshold specified or if it is less than or equal to the median value of that region of interest
minus the dark threshold specified.
Example for major bright field defective pixels:
• Average value of all active pixels is found to be 520 mV (40,000 electrons).
• Dark defect threshold: 520mV * 15% = 78 mV
• Bright defect threshold: 520mV * 15% = 78 mV
• Region of interest #1 selected. This region of interest is pixels 1,1 to pixels 167,167.
o Median of this region of interest is found to be 520 mV.
o Any pixel in this region of interest that is >= (520+78 mV) 598 mV in intensity will be
marked defective.
o Any pixel in this region of interest that is <= (520-78 mV) 442 mV in intensity will be
marked defective.
• All remaining 384 sub regions of interest are analyzed for defective pixels in the same
manner.
OPERATION
Maximum Ratings
Absolute maximum rating is defined as a level or condition that should not be exceeded at any time per
the description. If the level or the condition is exceeded, the device will be degraded and may be
damaged.
Notes:
1. Noise performance will degrade at higher temperatures.
2. T=25ºC. Excessive humidity will degrade MTTF.
3. Total for both outputs. Current is -20 mA for each output. Avoid shorting output pins to ground or any low
impedance source during operation. Amplifier bandwidth increases at higher current and lower load capacitance
at the expense of reduced gain (sensitivity). Operation at these values will reduce MTTF.
Notes:
1. Pins with ESD protection are: RL, RR, H1BINL, H1BINR, H2SL, H1SL, H1BL, H2BL, H2BR, H1BR, H1SR,
H2SR, OGL, and OGR.
Caution: This device contains limited protection against Electrostatic Discharge (ESD)
Devices should be handled in accordance with strict ESD procedures for Class 0 devices (JESD22
Human Body Model) or Class A (Machine Model). Refer to Application Note MTD/PS-0224, “Electrostatic
Discharge Control”
Caution: Improper cleaning of the cover glass may damage these devices.
Refer to Application Note MTD/PS-0237, “Cover Glass Cleaning for Image Sensors”
Maximum DC
Description Symbol Minimum Nominal Maximum Units Notes
Current (mA)
Notes:
1. The operating of the substrate voltage, Vab, will be marked on the shipping container for each device. The value
of Vab is set such that the photodiode charge capacity is 60,000 electrons.
2. VESD must be at least 1 V more negative than H1L and H2L during sensor operation AND during camera power
turn on.
3. An output load sink must be applied to Vout to activate output amplifier.
4. The maximum DC current is for one output unloaded. This is the maximum current that the first two stages of
one output amplifier will draw. This value is with Vout disconnected.
Power Up Sequence
1. Substrate
2. ESD Protection
3. All other biases and clocks.
AC Operating Conditions
Clock Levels
Description Symbol Minimum Nominal Maximum Units Notes
V1 to GND 108 nF 1
V2 to GND 118 nF 1
V1 to V2 56 nF
H1S to GND 27 pF 2
H2S to GND 27 pF 2
H1B to GND 13 pF 2
H2B to GND 4 pF 2
H1S to H2B and H2S 13 pF 2
H1B to H2B and H2S 13 pF 2
H2S to H1B and H1S 13 pF 2
H2B to H1B and H1S 13 pF 2
H1BIN to GND 20 pF 2
R to GND 10 pF
FD to GND 20 pF
Notes:
1. Gate capacitance to GND is voltage dependent. Value is for nominal VCCD clock voltages.
2. For nominal HCCD clock voltages, these values are for half of the imager (H1SL, H1BL, H2SL, H2BL and
H1BINL or H1SR, H1BR, H2SR, H2BR and H1BINR).
Timing Requirements
Vertical Frame
Timing
Line Timing
V1M
V1
V1L
V1H
TL TV3rd TL
V2M
V2
V2L
T3P T3D
2720 Line 2721 Line 1
H1H, H1BINH
H1, H1BIN
H1L, H1BINL
H2H
H2
H2L
V1
TL TV3rd TL 3 x TVCCD
V2
T3P T3D
Line 1360 Line 1361 Line 1
H1, H1BIN
H2
V1M
V1
V1L
V2H
V2M
V2
TVE V2L
TL
V1
TVCCD
V2
THD
H1, H1BIN
H2
R
pixel count
1
2
3
4
5
6
23
24
25
26
27
28
4053
4054
4055
4056
4057
4058
4073
4074
4075
4076
Figure 20 - Line Timing Single Output
TL
V1
TVCCD
V2
THD
H1, H1BIN
H2
R
pixel count
1
2
3
4
5
6
23
24
25
26
27
28
2030
2031
2032
2033
2034
2035
2036
2037
2038
2039
2040
V1
TVCCD
V2
THD
H1, H1BIN
H2
R
pixel count
1
2
3
4
5
6
23
24
25
26
27
28
2030
2031
2032
2033
2034
2035
2036
2037
2038
2039
2040
Figure 22 – Line Timing Dual Output – Right Output
TL
V1
TVCCD
V2
THD
H1, H1BIN
H2
R
pixel count
1
2
3
4
5
23
24
25
26
27
28
4053
4054
4055
4056
4057
4058
4073
4074
4075
4076
V1
TVCCD
V2
TH THD
H1, H1BIN
H2
V1
TVCCD
V2
TH THD
H1, H1BIN
H2
TVCCD
V1
V2
TVE TVE
V1
V2
H1,
H1BIN
H2
Pixel
Count
1 2 3 4 5 23 24 25 26
Vout
tR
RH
R
RL
H1, H1H, H1BINH
H1BIN H1L, H1BINL
H2H
H2
H2L
VOUT
φFD
φV1
φV2
φH1
φH2
Electronic Shutter
φV1
TVCCD
φV2
THD
VShutter
TS
VSUB
TSD
φH1
φH2
φR
φV2
Integration Time
VShutter
VSUB
Figure 31 - Integration Time Definition
The voltage on the substrate (SUB) determines VSUB voltage provides lower dynamic range and
the charge capacity of the photodiodes. When maximum antiblooming protection. The optimal
SUB is 8 volts the photodiodes will be at their setting of VSUB is written on the container in
maximum charge capacity. Increasing VSUB which each KAI-11000 is shipped. The given
above 8 volts decreases the charge capacity of VSUB voltage for each sensor is selected to
the photodiodes until 40 volts when the provide antiblooming protection for bright spots at
photodiodes have a charge capacity of zero least 100 times saturation, while maintaining at
electrons. Therefore, a short pulse on SUB, with a least 60 ke- of dynamic range.
peak amplitude greater than 40 volts, empties all
photodiodes and provides the electronic shuttering The electronic shutter provides a method of
action. precisely controlling the image exposure time
without any mechanical components. If an
It may appear the optimal substrate voltage setting integration time of TINT is desired, then the
is 8 volts to obtain the maximum charge capacity substrate voltage of the sensor is pulsed to at
and dynamic range. While setting VSUB to 8 volts least 40 volts TINT seconds before the photodiode
will provide the maximum dynamic range, it will to VCCD transfer pulse on V2. Use of the
also provide the minimum antiblooming protection. electronic shutter does not have to wait until the
previously acquired image has been completely
The KAI-11000 VCCD has a charge capacity of read out of the VCCD.
90,000 electrons (90 ke-). If the SUB voltage is set
such that the photodiode holds more than 90 ke-,
then when the charge is transferred from a full
photodiode to VCCD, the VCCD will overflow. This
overflow condition manifests itself in the image by
making bright spots appear elongated in the
vertical direction. The size increase of a bright
spot is called blooming when the spot doubles in
size.
Storage Conditions
Storage
TST -20 80 °C 1
Temperature
Humidity RH 5 90 % 2
Notes:
1. Long-term exposure toward the maximum temperature will accelerate color filter degradation.
2. T=25ºC. Excessive humidity will degrade MTTF.
ESD
1. This device contains limited protection against Electrostatic Discharge (ESD). CCD image
sensors can be damaged by electrostatic discharge. Failure to do so may alter device
performance and reliability.
2. Devices should be handled in accordance with strict ESD procedures for Class 0 (<250V per
JESD22 Human Body Model test), or Class A (<200V JESD22 Machine Model test) devices.
Devices are shipped in static-safe containers and should only be handled at static-safe
workstations.
3. See Application Note MTD/PS-0224 “ Electrostatic Discharge Control for Image Sensors” for
proper handling and grounding procedures. This application note also contains recommendations
for workplace modifications for the minimization of electrostatic discharge.
4. Store devices in containers made of electro-conductive materials.
Environmental Exposure
1. Do not expose to strong sun light for long periods of time. The color filters and/or microlenses
may become discolored. Long time exposures to a static high contrast scene should be avoided.
The image sensor may become discolored and localized changes in response may occur from
color filter/microlens aging.
2. Exposure to temperatures exceeding the absolute maximum levels should be avoided for storage
and operation. Failure to do so may alter device performance and reliability.
3. Avoid sudden temperature changes.
4. Exposure to excessive humidity will affect device characteristics and should be avoided. Failure
to do so may alter device performance and reliability.
5. Avoid storage of the product in the presence of dust or corrosive agents or gases.
Long-term storage should be avoided. Deterioration of lead solderability may occur. It is advised
that the solderability of the device leads be re-inspected after an extended period of storage, over
one year.
Soldering Recommendations
1. The soldering iron tip temperature is not to exceed 370ºC. Failure to do so may alter device
performance and reliability.
2. Flow soldering method is not recommended. Solder dipping can cause damage to the glass and harm
the imaging capability of the device. Recommended method is by partial heating. Kodak recommends
the use of a grounded 30W soldering iron. Heat each pin for less than 2 seconds duration.
MECHANICAL DRAWINGS
Package
Glass
Epoxy: NC0-150 HB
Thk. 0.002" - 0.005"
NOTES:
4. Epoxy: NCO-150HB
Thickness: 0.002" - 0.005"
Glass Transmission
100
90
80
70
Transmission (%)
60
50
40
30
20
10
0
200 300 400 500 600 700 800 900
Wavelength (nm )
Quality Strategy: All image sensors will conform to the specifications stated in this document. This will
be accomplished through a combination of statistical process control and inspection at key points of the
production process. Typical specification limits are not guaranteed but provided as a design target. For
further information refer to ISS Application Note MTD/PS-0292, Quality and Reliability.
Replacement: All devices are warranted against failure in accordance with the terms of Terms of Sale.
This does not include failure due to mechanical and electrical causes defined as the liability of the
customer below.
Liability of the Supplier: A reject is defined as an image sensor that does not meet all of the
specifications in this document upon receipt by the customer.
Liability of the Customer: Damage from mechanical (scratches or breakage), electrostatic discharge
(ESD) damage, or other electrical misuse of the device beyond the stated absolute maximum ratings,
which occurred after receipt of the sensor by the customer, shall be the responsibility of the customer.
ESD Precautions: Devices are shipped in static-safe containers and should only be handled at static-
safe workstations. See ISS Application Note MTD/PS-0224, Electrostatic Discharge Control, for handling
recommendations.
Reliability: Information concerning the quality assurance and reliability testing procedures and results are
available from the Image Sensor Solutions and can be supplied upon request. For further information
refer to ISS Application Note MTD/PS-0292, Quality and Reliability.
Test Data Retention: Image sensors shall have an identifying number traceable to a test data file. Test
data shall be kept for a period of 2 years after date of delivery.
Mechanical: The device assembly drawing is provided as a reference. The device will conform to the
published package tolerances.
ORDERING INFORMATION
Kodak reserves the right to change any information contained herein without notice. All information
furnished by Kodak is believed to be accurate.
Kodak image sensors are not authorized for and should not be used within Life Support Systems without
the specific written consent of the Eastman Kodak Company. Product warranty is limited to replacement
of defective components and does not cover injury or property or other consequential damages.
REVISION CHANGES
Revision
Description of Changes
Number