Smart Ballast Controll Ic

Application Note, V1.
0, June 2007
ICB1FL02G
Smart Ballast Control IC
for Fluorescent Lamp Ballasts
Power Management & Supply

Edition 2007-06-12
Published by
Infineon Technologies AG
81726 Munich, Germany
© 2007 Infineon Technologies AG
All Rights Reserved.
LEGAL DISCLAIMER
THE INFORMATION GIVEN IN THIS APPLICATION NOTE IS GIVEN AS A HINT FOR THE IMPLEMENTATION
OF THE INFINEON TECHNOLOGIES COMPONENT ONLY AND SHALL NOT BE REGARDED AS ANY
DESCRIPTION OR WARRANTY OF A CERTAIN FUNCTIONALITY, CONDITION OR QUALITY OF THE
INFINEON TECHNOLOGIES COMPONENT. THE RECIPIENT OF THIS APPLICATION NOTE MUST VERIFY
ANY FUNCTION DESCRIBED HEREIN IN THE REAL APPLICATION. INFINEON TECHNOLOGIES HEREBY
DISCLAIMS ANY AND ALL WARRANTIES AND LIABILITIES OF ANY KIND (INCLUDING WITHOUT
LIMITATION WARRANTIES OF NON-INFRINGEMENT OF INTELLECTUAL PROPERTY RIGHTS OF ANY
THIRD PARTY) WITH RESPECT TO ANY AND ALL INFORMATION GIVEN IN THIS APPLICATION NOTE.
Information
For further information on technology, delivery terms and conditions and prices, please contact the nearest
Infineon Technologies Office (www.infineon.com).
Warnings
Due to technical requirements, components may contain dangerous substances. For information on the types in
question, please contact the nearest Infineon Technologies Office.
Infineon Technologies components may be used in life-support devices or systems only with the express written
approval of Infineon Technologies, if a failure of such components can reasonably be expected to cause the failure
of that life-support device or system or to affect the safety or effectiveness of that device or system. Life support
devices or systems are intended to be implanted in the human body or to support and/or maintain and sustain
and/or protect human life. If they fail, it is reasonable to assume that the health of the user or other persons may
be endangered.
ICB1FL02G
Revision History: 2007-06 V1.0

Previous Version: none
Page
We Listen to Your Comments
Any information within this document that you feel is wrong, unclear or missing at
all?
Your feedback will help us to continuously improve the quality of this document.
Please send your proposal (including a reference to this document) to:
[email protected]
Application Note 3 V1.0, 2007-06


for Fluorescent Lamp Ballasts
Product Highlights
• Lowest Count of external Components optimizes System Costs

• 600V-Half-Bridge driver with coreless Transformer Technology
• Highest Ballast Reliability and minimized Parameter Spread
• Numerous Monitoring and Protection Features
• Minimum Start-Up- and Operation-Current
• Supports Multi-Lamp Designs
Features PFC
• Discontinuous Mode PFC for Load Range 0 to 100%

• Integrated Compensation of PFC Control Loop
• Adjustable PFC Current Limitation
• Adjustable PFC Bus Voltage
Features Lamp Ballast Inverter
• Supports Restart after Lamp Removal and End-of-Life-Detection in Multi-Lamp Topologies

• End-of-Life ( EOL ) detected by adjustable +/- thresholds of sensed lamp voltage
• Rectifier Effect detected by ratio of +/- amplitude of lamp voltage
• Adjustable Detection of Overload and Rectifier Effect
• Detection of operation modes with Capacitive Load
• Self adaption of ignition time from 40ms to 235ms
• Parameters adjustable by Resistors only
• Pb-free Lead Plating; RoHS compliant
Description
The ICB1FL02G is designed to control a fluorescent lamp ballast including a discontinuous mode
Power Factor Correction (PFC), a lamp inverter control and a high voltage level shift half-bridge driver.

Table of Contents
1 Introduction
2 Functional IC Description
Operating behaviour
Inverter
Preconverter
Operating procedure during start-up
Protection features
3 Ballast Design
Principles of Lamp Operation

Electronic Ballast - Functions
States of Lamp Operation
4 Illustration of ballast signals
Preheating and ignition control

Normal mode phase control
Protection Functions
Power Factor Correction
5 Application Examples
Single Lamp – Current controlled preheating

Single Lamp – Voltage controlled preheating
Duo Lamp – Current controlled preheating
Duo Lamp – Voltage controlled preheating
6 Appendix

1 Introduction
Ballast Controller ICB1FL02G sets a new

LSCS 1 20 HSGND
Benchmark
LSGD 2 19 HSGD
VCC 3 18 HSVCC Infineon Technologies has introduced a new
controller ICB1FL01G to control electronic lamp
ICB1FL02G
GND 4 17 HSGND ballast for fluorescent lamps to the market. The

PFCGD 5 16 control concept offers a unique set of features
and a comprehensive functionality to operate
PFCCS 6 15
single and multiple lamps at a minimum effort of
PFCZCD 7 14 LVS2 external components.
PFCVS 8 13 LVS1
The new generation of fluorescent lamps of the
RFRUN 9 12 RES T4 and T5 type are optimized for high efficacy.
RFPH 10 11 RTPH In order to achieve long lifetimes they require a
specific, more complex start-up procedure and
PG-DSO-18-1 (300mil) an intensive monitoring of the operating
behaviour compared to the older lamp T8 and
T12 types. For these new generation lamps the
IC offers an optimized functionality.
Fig. 1 Package PG-DSO-18-1 (300mil)
The ballast controller ICB1FL02G controls in a
first functional block a boost converter as an
active harmonic filter for the power factor
Pin Symbol Function correction. A second block of the IC controls a
1 LSCS Low side current sense (inverter) half-bridge inverter according to the level-shift
2 LSGD Low side Gate drive (inverter) method. The driver for the floating high-side
MOSFET makes use of the new Coreless
3 Vcc Supply voltage Transformer technology. The inverter feeds the
4 GND Controller ground lamp via a resonant circuit. Different operating
5 PFCGD PFC Gate drive modes such as softstart, preheating ignition and
run mode according to a fixed and adjustable
6 PFCCS PFC current sense
timing sequence are controlled by the operating
7 PFCZCD PFC zero current detector frequency of the inverter. The device detects a
8 PFCVS PFC voltage sense lamp removal as well as the dangerous rectifier
9 RFRUN Set R for run frequency effect at the lamp’s end of life in configurations
of one, two and 4 lamps.
10 RFPH Set R for preheat frequency
11 RTPH Set R for preheating time The device processes analogue as well as
12 RES Restart after lamp removal digital signals offering a more precise control of
13 LVS1 Lamp voltage sense 1
the operation flow and monitoring criteria by
adjustable and defined time periods. The
14 LVS2 Lamp voltage sense 2 adjustment of the parameters determining time
15 n.e. Not existing and frequency is done solely by resistors,
16 n.e Not existing completely avoiding any capacitors for this task.
The ballast controller ICB1FL02G is
17 HSGND High side ground
manufactured in a 20V BICMOS technology
18 HSVCC High side supply voltage with a minimum feature size of 0.6µm and 3
19 HSGD High side Gate drive (inverter) metal layers.
20 HSGND High side ground

2 Functional IC Description
D11 R31 R32 R33 L21

C05
K01 F1 L0 D1...4 L1 D5 N2
C21
N1
K1
R13 Q2
PFCZCD R34 R35 N3 K2
180V..
LVS2
LVS1
C01 R14 R26 L2
270V HSGD C17
AC R15
ICB1FL02G
R11 Q1 HSVCC
K02 PFCGD
R16 HSGND
C14 Q3 C20
PFCVS
K03 C04 C02 C10 LSGD
R27
R12 C15 C16 C18 K3
PFCCS
PE LSCS
RFRUN
D7 K4
RFPH
RTPH
C03 R29
GND
VCC
RES
D9 D6 L22 C22 R36
R18 R19 C11 R20
D8 C19 D10
R30
C12 R21 R22 R23 C13 R24 R25
Fig. 2 T5-FL-Ballast Circuit Diagram
Operating behaviour available, which can be deactivated by a

ground connection in the same way as LVS1.
The functional description shall be performed The measured current at the LVS pin is
using the circuit diagram of a lamp ballast for clamped on the supply voltage Vcc and by this
the T5 fluorescent lamp ( Fig. 2 ). After means supports the start-up. If the measured
switching on the mains the filter capacitor C2 current at LVS pin is too small this fault
and the bulk capacitor C10 are charged to the generates a higher current level of typically
peak voltage of the mains supply. The 41µA at the RES pin. This causes the voltage
capacitors C12 and C13 which support the IC drop at R36 to exceed the 1.6V level preventing
supply voltage Vcc are charged via the start-up the start-up of the IC.
resistors R11 and R12. The current In other words if the existence of the filaments
consumption of the IC at this stage is typically is detected and the voltage at the PFCVS pin
below 100µA until the supply voltage has has reached at least 0.375V, which is
reached Vcc = 10V. Above this level a current interpreted as closed regulation loop for the
source of typically 20µA at the RES pin is boost converter, the IC can activate its driver
activated which can detect the existence of the outputs as long as the supply voltage Vcc
low-side filament. As long as the voltage level exceeds the turn-on threshold of 14V.
at the RES pin is below 1.6V the filament is
assumed to be undamaged. In the path of the
measured current a resistor R36 is placed Inverter to feed the fluorescent lamp
which adjusts the voltage drop and - in
conjunction with the capacitor C19 - filters the With the first pulse the low side MOSFET Q3 of
alternating voltage on the filament during run the half-bridge is turned on. Then the floating
mode. In addition a zener diode D10 is placed capacitor C14, which supplies the high-side
between the RES pin and ground to protect the control logic like a battery, is charged from
pin against over voltages that can occur when capacitor C13 via R30 and the diode D6. The
the lamp is removed during operation. resistor R30 prevents the activation of the over
current protection at the LSCS pin. Thus
Via the resistors R34 and R35 a current is fed already with the next half cycle the high-side
to the high-side filament and via the resistors MOSFET Q2 can be turned on. At the output of
R31, R32, R33 to the LVS1 pin. A filament is the half-bridge inverter the capacitor C16
detected if the current is above 15µA. For multi together with the diodes D7 and D8 acts as a
lamp operation a second detection pin LVS2 is charge pump.

The continuous recharging of C16 with the On the output of the PFC preconverter a
inverter frequency shifts energy for the supply feedback controlled DC voltage is available at
voltage Vcc of the IC to C13. A surplus of capacitor C10 for the application. The PFC
energy is dissipated by the zener diode D9. In stage is operated with a controlled turn-on time
addition C16 is used to limit the voltage slew without input voltage sense. A turn-on time set
rate and to produce zero voltage switching by the control unit is followed by a turn-off time
conditions. which is detemined by the duration until the
current in the inductor and hence in the diode
During operation C16 is recharged without too has reached the level zero. This point of
losses in the dead time periods of MOSFET Q2 time is detected by the voltage level at the zero
and Q3 by the inductive driven current of the current detector winding on the inductor L1 and
load circuit. So the succeeding turn on of the feed to the IC via the resistor R13 and the
MOSFET occurs at zero voltage. At turn-off PFCZCD pin. The result is a gapless triangular
C16 limits the voltage slew rate in such a way, shaped current through inductor L1 (so called
that the MOSFET channel is already turned off critical conduction mode) which is sustained for
before the Drain to Source voltage has reached a turn-on time in the range of 23µs down to
considerable levels. Therefore the inverter 2.3µs. A further reduction of the energy flow
creates negligible switching losses at normal reduces the turn-on time down to 0.4µs while at
operation. the same time the turn-off time is extended
causing triangular shaped currents with gaps
The load circuit of the inverter consists of a (discontinuous conduction mode). Such a
series resonant circuit with the resonance control method allows a stable operation of the
inductor L2 and the resonance capacitor C20. boost converter over a large range of the input
The lamp is connected in parallel to the voltage as well as the output power.
resonance capacitor. In the shown example the
preheating of the lamp is done voltage Of course the IC includes a couple of protection
controlled. This means that the resonance features for the PFC preconverter. The
inductor L2 has two additional windings. Each overcurrent is sensed at the PFCCS pin. The
of those windings drives a current in the bus voltage, overvoltage and undervoltage are
filament via the band pass consisting of monitored at the PFCVS pin as well as the
L21/C21 and L22/C22. The band pass filter open loop detection. The ICB1FL02G includes
ensures that the current in the filaments is only the error amplifier with entire compensation
flowing during the preheat phase. By reducing build up by a digital PI regulator and a digital
the frequency during run mode the heating filter to suppress the 100Hz ripple.
current is almost completely blocked by the
band pass. The load circuit also contains a
capacitor C17. This capacitor is charged to half Operating procedure during start-up
the value of the bus voltage thus operating the
lamp symmetrically to the ground potential of The inverter starts at a frequency of 125 kHz.
the rectified mains supply. Within 10ms the frequency is reduced in 16
steps to the preheat frequency adjustable by
the resistor R22. The duration of preheating can
Preconverter for power factor correction be selected between zero and 2000ms by the
resistor R23. Subsequently the frequency is
Simultaneously with the inverter the MOSFET further reduced in 128 steps and a time period
Q1 of the PFC boost converter starts the of 40ms to the run frequency f_RUN adjustable
operation. This circuit consists of the inductor by the resistor R21. The ballast should be
L1, diode D5, MOSFET Q1 together with the designed in such a way that during the
bulk capacitor C10. Such a boost converter can preheating phase the voltage across the lamp is
transform the input voltage to any arbitrary low and at the same time the current in the
higher output voltage. Using a suitable control filaments is large. In the ignition phase following
method this converter is used as an active to the preheating period the frequency of the
harmonic filter and for the correction of the inverter should be at - or at least close to - the
power factor. The input current follows the resonance frequency of the resonant circuit in
same sinusoidal wave form as the AC mains order to reach a sufficient voltage for the
supply voltage. ignition of the lamp.

After successful ignition and frequency failure mode, when the situation happens for
reduction to the run frequency the current in the longer than 500ms. In a second situation
lamp should reach its nominal value and the capacitor C16 is completely charged and
current in the filaments should become a discharged by the MOSFETs switching.
minimum. During the ignition period a high Possibly there is a commutation of the body
voltage at the lamp and a large current in the diode of the MOSFETs during flowing forward
resonant circuit is generated due to the current. In such a critical operating condition
unloaded resonant circuit. The current in the with high power dissipation the IC changes into
resonant circuit is monitored by the resistors failure mode already after 610µs ( Fig. 35 ).
R24 and R25. As soon as the voltage at pin
LSCS exceeds a level of 0,8V, the operating Finally dangerous operating conditions can
frequency of the inverter is increased by a happen, when the fluorescent lamp reaches the
couple of frequency steps in order to prevent a end of lifetime or at operating conditions leading
further increase of the current and in the same to thermal instability of the lamp. As a
way of the voltage at the lamp. If the level of consequence the lamp voltage becomes
0,8V at pin LSCS is not crossed any more, the unsymmetrical or increases. For detecting such
operating frequency of the inverter decreases operating conditions the resistors R31, R32,
with the typical step width of the ignition phase R33 measure the lamp voltage by evaluating
towards the run frequency. As a result of this the current through these resistors at pin LVS.
measure the ignition phase is enlarged from The turn-off threshold because of exceeding the
40ms up to 235ms with a lamp not willing to maximum lamp voltage is detected when the
ignite, while the voltage at the lamp keeps on current through the resistors R31, R32, R33
the level of the ignition voltage with a certain crosses +/- 215µA. This failure condition is
ripple. If the run frequency is not achieved called EOL1 (end-of-life 1) in the datasheet.
within 235ms after finishing the preheating The rectifier effect with unsymmetrical lamp
period the IC changes over into the failure voltage is called EOL2 in the datasheet. If the
mode. In such a situation the Gate drives will be ratio of measured positive and negative peak
shut down, the current consumption of the IC value at pin LVS is higher than 1,15 or lower
will be reduced to 150µA typically and the than 0,85 the IC detects a rectifier effect.
detection of the filaments will be activated. A The failure events EOL1 and EOL2 are
restart is initiated either by lamp removal or summarized in time periods of about 40µs and
after a new cycle of turn-off and turn-on of the 4ms respectively. A counter adds up periods
mains voltage. with failure events and adds down periods
without failure events. There is a change over
into failure mode only when the counter has
Protection features reached 15 or 128 periods with failure events
respectively. By this method is guaranteed, that
Numerous protection functions complement the the ballast is turned-off only when a significant
basic functions of the ICB1FL02G. As soon as number of failure events in sequence has
the level at pin LSCS exceeds the voltage happened. Therefore a continuous rectifier
threshold of 1,6V for longer than 400ns, it is effect results in a change over into the failure
recognized as a risky operating condition as it mode after 500ms. The IC controls the
can occur during lamp removal in a running operating frequency of the inverter during the
device or during transients of mains voltage, different operating sequences such as softstart,
and the IC changes over into the failure mode. preheat, ignition, pre-run and run mode. During
the different operating sequences there are only
During run mode of the inverter a deviation from some of the protection features active first. All
the typical zero voltage switching is recognized the protection features are active during run
as an operation with capacitive load. In such an mode only.The integrated circuit ICB1FL02G
operating condition peak currents occur during has a unique combination of features that make
turn-on of the MOSFETs due to switched a design of high-quality lamp ballast with a low
charging of the charge pump capacitor C16. number of external components possible.
The IC distinguishes between two different Further information and datasheet can be found
natures of capacitive load. In a first situation on the subsequent link to Infineon
there is in part a change of the charge of Technologies.
capacitor C16. Such an operating condition is
less risky. So the IC changes over into the http://www.infineon.com/smartlighting

3 Ballast Design
Lamp Voltage during Operation Phases

Voltage Envelope
Time
Operation
Ignition
Preheat
Fig. 3
Principles of Lamp Operation
For operating the FL it is necessary to provide In addition to these pure physical requirements
at least a sufficiently high voltage for generating of lamp operation it is necessary to provide safe
the needed amount of free charge carriers operation employing adequate protection
during the discharge ignition process. In most functionality respecting all operational states
cases it is wishful to include an additional and lifetimes phases of the discharge lamps.
Preheat Phase for a sufficient thermalization of The supply unit shall also show Immunity
the lamp filaments which increases the number against external signals and emission signal
of maximum starting cycles during the lamp levels below the limits given in the Electro
lifetime significantly. Magnetic Compliance (EMC) - Standardization.
These demands lead to the inclusion of a
After ignition of the discharge the negative U( I ) substantial control and protection functionality
– curve of the FL requires a current source into High-Performance-FL-Ballasts and the
behaviour of the supplying lamp circuit. The associated Control-IC’s. So the block diagram
periodic ac signal should also offer an of an Electronic Ballast will posses typically the
appropriate crest factor of the lamp voltage. following function blocks:

Electronic Ballast - Functions
EMC Rectifier Boost Half Resonance

Filter PFC Bridge Circuit
Smart Ballast Control Preheat

IC Circuit
Line Input Fluorescent Lamp Output

Terminal Terminal
Fig. 4
States of Lamp Operation
Preheating of the lamp filament Constant current mode IF = const.
The lifetime of fluorescent lamps can be Starting with cold filaments the constant current
increased significantly by thermalizing the lamp IF is applied to the cold filaments with the
filaments to an appropriate temperature of resistance R(0) = Rc . In this case the temporal
emission which is Te ≥ 900 K. This means increase shows an approximate exponential
that the ratio of thermalized to cold filament behaviour according
resistance should be
α Rc
IF 2 t
R R I (t ) = R c e cv
≅ 4
Rc
Where α denotes the temperature coefficient of
the resistance and cv the heat capacity of the
For preheating of the lamp filament different
modes of energy transfer can be applied. In the filament. It can be seen that increasing α , Rc
following the pure cases of preheating by and IF accelerates preheating while increasing
constant current respectively constant voltage cv will lead to a prolongation of the filament
are depicted. thermalization ( Fig. 5 ).

Constant voltage mode UF = const. Generation of Lamp Voltages
The application of constant voltage to the lamp With preheated filament the lamp is prepared
filaments will rise its resistance according the for igniting the discharge. For this the voltage is
temporal square root law increased by lowering the inverter frequency
until the lamp resistance breaks down abruptly
and the resonant circuit shows strong damping.
αR
2
RU (t ) = R + 2 c U 2 ⋅t
c c
F
v 1000
900
800
Where the parameters α , Rc and UF accelerate 700 Ignition
Lamp Voltage
preheating while increasing cv will again lead to 600
a prolongated filament preheating ( Fig. 5 ). 500
400
Without
Load
In the lamp data sheets of the manufacturers 300
Run
Preheating
the parameters for sufficient preheating are
200
With
100
listed. The essential magnitude is the minimum 0
Load After
cathode preheat energy 10000 Ignition 100000
Operating Frequency
E min = Q + P t e
Fig. 6 Lamp Voltage in different resonant
states
Where Q indicates the specific heat and P an
average power transformed into heat losses of
the filament when thermalizing the filament to From Softstart to normal operation
emission temperature. The data sheets also
indicate the maximum energy which may not be Preceding the required filament preheating a
exceeded to prevent overheating of the softstart phase is traversed. The ignition phase
filament. Preheat current and –time te should with the sufficiently increased lamp voltage is
be chosen accordingly using the denoted followed by a normal operation which starts with
substitution resistor. the abrupt appearance of the lamp current
( Fig. 7 ). In the timing diagrams of Fig. 8 and 9
current and voltage controlled preheating can
8
be observed.
Ru( t )
Ri( t ) 4
Rph
0
0 0.2 0.4 0.6 0.8 1
t
te
Fig. 5 Lamp-Filament Resistance Ratios for

preheating with constant Voltage ( Ru ) Fig. 7 Softstart, Preheating, Ignition
and constant Current Mode ( Ri ) and normal operation of FL T8 36W
show a faster thermalization to an
approximate end value Rph = 4 when
Voltage Mode Preheating is applied. Lamp Voltage ( black, 200 V / div. )
Lamp Current ( blue, 500 mA / div. )

4 Illustration of ballast signals

Preheating Ignition Control
The temporal resistance curves calculated as After preheating the operating frequency of the
approximation from the filament voltage and – inverter is shifted downwards in 40 milliseconds
current slopes show the typical exponential typically to the run frequency ( Fig. 10 ). During
( Fig. 8 ) for current controlled preheating and this frequency shifting the voltage and current in
square root behaviour ( Fig. 9 ) for voltage the resonant circuit will rise when it operates
controlled preheating respectively. In the case close to the resonant frequency with increasing
of voltage controlled preheating a limitation of voltage across the lamp. As soon as the lower
filament current takes place during the temporal current sense level (0,8V) is reached, the
phase with low resistant filaments owing to the frequency shift downwards is stopped and if
limits of the preheat circuit energized by the necessary it is increased by eight steps in order
transformer. to limit the current and the ignition voltage as
well. The procedure of shifting the operating
frequency up and down in order to stay within
the max ignition level is limited to a time frame
of 235ms. If there is no ignition within this time
the control is disabled and the status is latched
as a fault mode. While the softstart proceeds in
15 steps of 650us with
120⋅ kHz − f
PH
∆f ss
15⋅ Steps
The ignition proceeds in 127 steps of 162 us

each having the frequency change
Fig. 8 Current controlled preheating of the
36W Lamp, RC = 3 Ω
Filament Voltage ( black, 10V / div. ) f −f
PH RUN
Filament Current ( blue, 2A / div. ) ∆f ss
127⋅ Steps
Filament Resistance ( pink, 5Ω / div.)
Typical Frequency Variations during Operation Phases

130
120
Preheat 54 W
110
100
Frequency [ kHz ]
90
80
Ignition 54 W
70
Preheat 36 W
60 Ignition 36 W
50 Run
40
0 500 1000 1500 2000
Fig. 9 Voltage Controlled Preheating of
Operation Time [ ms ]
the T5 54W Lamp, RC = 2.3 Ω
Filament Voltage ( black, 10 V / div.)
Filament Current ( blue, 2 A / div. ) Fig. 10 Temporal frequency profiles of the
inverter during the main Operation phases
Filament Resistance ( pink, 5 Ω /div.)

During the process of lamp ignition it is useful to By means of the ignition control function it is
control also the current in the half bridge. An possible to provide stable conditions even at
increase of the corresponding voltage detected essential variation of the values arising with the
at pin LSCS ( Fig. 11 ) is used to control onset of saturation effects. These influences
saturation effects arising in the lamp choke. owing to temperature and tolerances of the
lamp choke on ballast functions can be
respected smartly.
D11 R31 R32 R33 L21

C05
K01 F1 L0 D1...4 L1 D5 N2
C21
N1
K1
R13 Q2
180V..
LVS2
LVS1
C01 R14 R26 L2

270V HSGD C17
AC R15
ICB 1FL02G
R11 Q1 HSVCC
K02 PFCGD
R16 HSGND
C14 Q3 C20
PFCVS
R27
R12 C15 C16 C18 K3
PFCCS
PE LSCS
D7 K4
RFRUN
C03 R29
RFPH
RTPH
G ND
VCC
RES
D9 D6 L22 C22 R36

R18 R19 C11 R20
D8 C19 D10
R30
C12 R21 R22 R23 C13 R24 R25
Fig. 11 Detection of HB-Current at pin LSCS
The function of the ignition control is displayed

in Fig. 12. The increment of the ignition Fig. 13 Limitation of Ignition voltage and
frequency by eight steps can be observed at lamp choke saturation
the RFPH-Voltage displayed in Fig. 13. So the
control function is able to keep the ignition Ignition voltage ( yellow, 500V / div. )
voltage in a sufficiently small voltage window if Ignition Voltage = 489,5VRMS
the ferrite material of the lamp choke begins to Voltage at the RFPH ( magenta )
saturate.
Adjustment of RFPH-Voltage-Offset = 1,32V
Voltage at the LSCS-PIN ( blue )
RLSCS-PIN = 0,56Ω
Fig. 12 Effect of ICB ignition control
Ignition voltage ( yellow, 500V / div. )

Ignition Voltage = 489,5VRMS
Voltage at RFPH ( magenta )
Adjustment of RFPH-Voltage-Offset = 1,32V
Voltage at pin LSCS ( blue )
RLSCS-PIN = 0,56Ω

Normal mode phase control
As the I-U-Characteristic of fluorescent lamps is After the correct filament thermalization is

negative it is necessary to operate fluorescent reached the frequency is decreased in a short
lamps with current sources. The appropriate time interval, which will result in the ignition of
realization is a resonant circuit controlled by the the fluorescent lamp. After performing a
ICB1 generating high frequency lamp voltage successful ignition of the discharge the inverter
and –current slopes. At this time scale the frequency is lowered further to the operation
resulting I-U- characteristic is positive. In frequency connected with the appropriate lamp
Fig. 14 the case of normal lamp operation of the power. The functionality associated with the
T8 36W –Lamp in the Run Mode of the ICB1 is different operation phases shall be revealed
represented. with the timing diagrams described below.
Preparing a controlled Softstart the operation

phases Under Voltage Lock Out ( UVLO ) and
Monitoring are traversed ( Fig. 15 ). Switching
on the supply voltage to the ballast the voltage
at the Pin VCC rises to the turn-on threshold of
14V. In the Softstart phase the HB drivers are
activated with a frequency of 125 kHz. The
inverter supplies the load circuit and leads to
voltage oscillations at PIN RES and current
oscillations in the lamp inductor ( Fig. 16 ).
Fig. 14 High frequency operation of the lamp
Lamp Voltage ( black, 200 V / div. )

Lamp Current ( blue, 500 mA / div. )
The operation phases are realized by varying

the operation frequencies of the HALF BRIDGE
( HB ) in a controlled manner. The impedance
of the connected resonant circuit allows an
appropriate variation of voltage and current at Fig. 15 UVLO, Monitoring and transition
the discharge and the lamp-filaments. to Softstart
For the ballasts of the T5 54W respective T8

36W Lamps the temporal sequences of the Bus Voltage ( black, 200 V / div. )
inverter frequencies in the single phases are VRES ( dark blue, 2 V / div. )
shown with their falling characteristic in Fig. 10. VCC ( blue, 10 V / div. )
For the Softstart the highest frequencies arise,
Lamp Inductor Cur.(violet,500mA/div.)
followed by a phase with decreased constant
frequency leading to the described preheating
of the lamp filaments.

Monitoring and Softstart Preheating
The high frequency oscillations zoomed in From the Drain Current curve of the low side
Fig. 16 show the trapez form of VRES and the half bridge MOSFET it can be seen ( Fig. 18)
sinusoidal current curve of the lamp choke. that in the steady state of preheating the
With the first gate signals of the Softstart transistor performs inductive switching of the
generated by the IC temporary hard switching resonant circuit and that it carries the inductor
behaviour with elevated current peaks can arise current during its turn-on-phase. The
due to charging of the coupling- and charge- programming of the relevant magnitudes
pump- capacitors ( Fig. 17 ). preheat time and –frequency can be performed
Fig. 16 Monitoring and transition to Softstart Fig. 18 Preheating
Bus Voltage ( black, 200 V / div. ) Drain-Current of Q3 ( blue, 0,5 A / div. )

VRES ( dark blue, 2 V / div. ) Lamp-Inductor-Current (pink, 0,5 A / div. )
VCC ( blue, 10 V / div. ) Gate-Voltage of Q3 ( black, 10 V / div. )
Lamp Inductor Current (pink, 0,5 A / div. )
by means of the resistors at the pins RTPH and

RFPH respectively.
Fig. 17 Softstart
Drain-Current of Q3 (blue, 0,2A / div. )

Lamp-Inductor-Current (pink, 0,2 A / div. )
Gate-Voltage of Q3 ( black, 10 V / div. )

Ignition Pre-Run and Normal Run Mode
During the ignition phase where the currents in With completion of the lamp ignition process the
the half bridge are extensively higher ( Fig. 19 ) lamp resistance lowers dramatically. The
than in the preceding phases. In all states these ICB1FL02G changes to the Pre-Run-Mode in
states before completed ignition of the lamp the which already the normal operation frequency is
high-Q character of the load circuit can be applied but only a selected set of protection
observed. functions active.
The application of high voltage initiates the free In the normal run mode the operation frequency
charge carrier generation process in the lamp keeps unchanged and is connected with the
and hence ignites the discharge with abrupt desired lamp-current and –power via the
lowering of the infinite resistance to values defined dimensioning of the resonant circuit. In
fastly approximating the specified lamp voltage. the ballast board designed for the T5 54W lamp
With a load circuit impedance fulfilling the at frun = 45 kHz inductive switching occurs in
standard requirements the ignition process is interaction with the damped resonant circuit as
short enough to cause no damage at the lamp can be derived from ( Fig. 20 ).
electrodes.
Fig. 19 Lamp Ignition Fig. 20 Run – Normal Operation
Drain-Current of Q3 ( blue, 500 mA /div. ) Drain-Current of Q3 ( blue, 500 mA / div. )

Lamp-Inductor-Current ( pink, 500 mA / div. ) Lamp-Inductor-Current ( pink, 500 mA / div. )
Gate-Voltage of Q3 ( black, 10 V / div. ) Gate-Voltage of Q3 ( black, 10 V / div. )
In Ignition Mode of the ICB1 the detection of In Run-Mode all protection functions needed
Bus-Voltage, voltages at Pins PFCCS, LSCS are activated.
and VCC are active. Also if the Run frequency
can not be achieved Driver turn off and Power
Down respectively are performed.

Protection Functions
The safety of lamp operation is influenced by a
dangerous thermalization of the lamp regions
Under Voltage Lock Out - UVLO which are surrounding the electrodes especially
of low diameter lamps as the power densities
The intermediate circuit voltage ( Bus Voltage ) arising in this cases are high. Another
is sensed by a resistive divider at the pin damaging effect is given if high pulse powers
PFCVS so that the cases open control loop, are heating up the HB-MOSFETS. So the EOL-
undervoltage and overvoltage can be detected. events are detected by measuring the positive
In Fig. 21 the case of repeating UVLO as and negative peak level of the lamp voltage by
consequence of ballast operation near line a current fed into the LVS pin. The relevant
undervoltage can be observed. The connected lamp-voltage-levels are indicated in Fig. 22 .
detection limit of 1.83 V is 73% of the reference During Run Mode slow and abrupt increases of
voltage of 2.5 V. Lamp Voltage can be detected at pins LVS1
and LVS2. Exceeding one of the two thresholds
of either +215µA or -215µA cycle by cycle for
longer than 610µs, the interpretation of this
event is a failure due to EOL1.
Fig. 21 Repeating UVLO at ULine ~ 100Vac

Phases: Bus Voltage decrease after lamp ignition
in Run-Mode with adjacent IC power down, Vcc-
increase and IC-startup. In preheat mode the Fig. 22 EOL-Detection with lamp voltage levels
reduced ULine is sufficient to increase UBus again.
Bus Voltage ( black, 100V / div )
EOL2 is detected when ratio of the positive and
VCC ( blue, 5V / div ) , ( 500ms / div ) negative amplitude of the lamp voltage is above
Low Side Drain-Current ( red, 500mA / div ) of the ratio of Fig. 23 for longer than 500ms .
The voltage ratio is dependent of the sensed
current. If the end-of-life conditions are
End of Lamp Life Protection - EOL detected, the control is disabled and the status
is latched as a failure mode. If the EOL
Reaching the Normal Run Mode the EOL- conditions are interrupted for some cycles, a
Monitoring is enabled. This protection function counter counts down the number of events and
is necessary as at the end of the fluorescent counts up if the events appear again.
lamp life often broken filaments or at least
regions with used up electrode pasts arise According the standard of EN 61347-2-3 one of
which will lead to elevated work functions for three tests (asymmetric pulse test, asymmetric
the electrons leaving the cathode. This effect power dissipation test, open filament test) may
can arise almost symmetrical on both lamp be used to qualify electronic ballast. The ballast
electrodes or with significant difference at each manufacturer determines which test will be
electrode. An appropriate EOL-protection hence used to given ballast based on the design of
includes the detection of symmetrical lamp that particular ballast circuit. The chosen test
voltage enhancement as well as the processing has to be passed and the manufacturer has to
of signal ratios reflecting asymmetric material refer to it in the ballast description.
consumption.

Asymmetric power dissipation
The EOL2-test applying asymmetric power The EOL2-test applying asymmetric power
dissipation shows for the negative rectifier dissipation exhibits for the positive rectifier
effect the following results: effect the following results:
Positive Lamp voltage = 116V Positive Lamp voltage = 179V

Negative Lamp Voltage = 158V Negative Lamp Voltage = 133V
I ( LVS, pos ) = 116V / R ( LVS ) = 76 µA I ( LVS, neg ) = 133V / R ( LVS ) = 87 µA
Amplitude ratio 158V /116V = 1,36 > 1,27 Amplitude ratio 179V / 133V = 1,35 > 1,25
Asymmetric power losses PR1 at R1= 4,8W Asymmetric power losses PR1 = 5,6W
For this effect the experimental setup provides The belonging ratio- and timing -diagram shows
the ratios illustrated in Fig. 23. The belonging lamp voltage and the negative signals in Fig. 25
timing diagram ( Fig. 24 ) shows lamp voltage and Fig. 26 measured at resistor R1 according
and the negative signals measured at resistor EN 61347-2-3. For both directions EOL2 is
R1 as defined in the standard EN 61347-2-3. detected with t ( EOL2 ) > 500 ms.
Ratio ( 76µA ) = 1,27

Ratio ( 87µA ) = 1,25
Fig. 23 Negative rectifier effect Fig. 25 Positive rectifier effect

High to low Amplitude ratio versus High to low Amplitude ratio versus
signal derived from the low amplitude signal derived from the low amplitude
Fig. 24 Negative rectifier effect Fig. 26 Positive rectifier effect

Lamp voltage ( yellow, 100 V / div. ) Lamp voltage ( yellow, 100V / div. )
Voltage at R1 ( magenta, 20 V / div. ) Voltage at R1 ( magenta, 20V / div. )
Current at R1 ( blue, 200 mA / div. ) Current at R1 ( blue, 200mA / div. )

Signals at Pin RES and RFPH in case of the pins RES and RFPH respectively. It can be
deactivated fluorescent lamp seen that the state of normal Run Mode will not
be reached when starting a deactivated lamp.
The sequence from Softstart, Preheat, Ignition The phase of triangle voltage form ( Fig. 28 ) at
and direct transition to power-down due to high- Pin RES during power down with low current
ohmic lamp is displayed in the following timing- consumption of IVCC < 170µA is generated to
diagram on a long time scale ( Fig. 27 ) and as prevent that voltage transient are interpreted as
detailed representation ( Fig. 28 – Fig. 30 ) for lamp removal.
Fig. 27 Total Sequence from soft start to power Fig. 29 Transition from soft start to preheating
down due to increased lamp resistance RFPH-Voltage-Steps reflecting the decrease of
operation frequency
Curves in envelope mode
Voltage on Pin RES ( black, 2 V / div. ) Curve in high resolution
Voltage on Pin RFPH ( blue, 1 V / div. ) Voltage on Pin RFPH ( blue, 0.5 V / div. )
Fig. 28 Transition to power down Fig. 30 Transition to power down Voltage-

Voltage-Signal on Pin RES changes from 45kHz Signal on Pin RFPH changes from DC over
Signal to triangle curve triangle to zero voltage
Curve with reduced time scale Curve in high resolution

Voltage on Pin RES ( 0.5 V / div. ) Voltage on Pin RFPH ( blue, 0.5 V / div. )

Protection against Capacitive Load
a) Normal Operation b) Capacitive Load 1
In normal operation of the half bridge inductive A first criterion detects low deviations from ZVS
or near resonant switching on the inductive side ( CapLoad 1, Fig. 32 ) and changes operation
of the resonant curve takes place which can be into fault mode, if this operation lasts longer
observed at the timing diagrams of the Drain- than 500ms. For CapLoad1 the same counter is
Source-Voltage and the Drain-Current of the used as for the end-of-life evaluation.
Low-Side Switch ( Fig. 31 ).
VDSLS VDSLS
t IDLS t
IDLS
VRES
VRES
VRES5
VRES5 VRESLLV
VRESLLV
tCAPM1 tCAPM2 t
tCAPM1 tCAPM2 t
Gate HS
Gate HS
t
t
Gate LS
Gate LS
t
t Deadtime
Deadtime
Fig. 31 ZVS at Normal Operation of the Lamp Fig. 32 Current Spikes at Capacitive Load 1
In the case of an open resonant circuit which c) Capacitive Load 2

appears e.g. at sudden break of the tube the
voltage across the resonant capacitor and
current through the shunt of the low-side
VDSLS
inverter MOSFET rises quickly. This event is
detected by inverter current limitation (1,6V
threshold or EOL1 detection) and results in shut
down of the control. This status is latched as a
IDLS t
failure mode. In another kind of failure the
operation of the inverter may leave the zero
voltage switching (ZVS) and move into
VRES
capacitive mode operation or into operation VRES5
below resonance. There are two different levels VRESLLV
for capacitive mode detection implemented in tCAPM1 tCAPM2 t

the IC.
Gate HS
t
Gate LS
t
Deadtime
Fig. 33 Current Spikes at Capacitive Load 2

Detection of Capacitive Load
At the pin RES the detection of Capacitive Load CapLoad2 is sensed in the moment when the
takes place. If the Drain-Voltage of the lower high-side Gate drive is turned on. If the voltage
MOSFET is already zero when its Gate Voltage level at pin RES is below the VREScap threshold
is turned on ( Fig. 34 ) , no capacitive switching related to the level VRESLLV , conditions of
occurs. The detection relates to cases in which CapLoad2 ( Fig. 35 ) are assumed. As the
only low deviation from ZVS ( Cap. Load 1 ) as reference level VRESLLV is a floating level, it is
well as the more severe case of operation updated every on-time of the low-side
below resonance ( Cap. Load 2 ) occurs. MOSFET. Dramatic changes of the load circuit
Fig. 34 Normal Run Mode - no Power Down: Fig. 35 Capacitive Load / Cap.Load 2:
Gate Voltage of Low Side MOSFET rises when Gate Voltage of Low Side MOSFET rises when
voltage at PIN RES has already declined Voltage at PIN RES is still in the high-state
Gate Voltage ( black, 5 V / div. ) Gate Voltage ( black, 5 V / div. )

Voltage at PIN RES ( blue, 1V / div. ) Voltage at PIN RES ( blue, 1 V / div. )
In the first case the fault mode is acquired if the like sudden break of the lamp tube will cause a
Cap Load1 operation lasts longer than 500ms. quick rise of the low side MOSFET. This event
In the second case of Cap Load2 the inverter is is detected by inverter current limitation ( 1,6 V
turned off after the shorter time interval of threshold or EOL1 detection ) and results in
610µs and the IC changes over into fault mode. shut down of the control. This status is latched
Capacitive Modes may arise when the lamp as a failure mode.
voltage increases which will lead to a shift of
the resonant frequency to higher values. Filament Detection at start up
The evaluation of the failure condition is done A source current out of pin RES via resistor and
by an up and down counter. In the second case filament to ground monitors the existence of the
of Cap Load2 the inverter is turned off this low-side filament of the fluorescent lamp for
conditions lasts longer than 610µs and the IC restart after lamp removal. During typical start-
changes over into fault mode. The evaluation of up with connected filaments of the lamp a
the failure condition is done by an up and down current source (20µA) is active as long as Vcc >
counter which samples the status every 40µs. 10,5V and VRES < 1,6V. An open Lowside
CapLoad 1 is sensed in the moment when the filament is detected, when VRES > 1,6V. Such
low-side gate is drived on. If the voltage level at a condition will prevent the start-up of the IC.
pin RES is above the VREScap threshold ( typ. An open high-side filament is detected when
0.24 V ) related to the level VRESLLV conditions there is no sink current ILVSsink (15µA) into
of CapLoad1 are assumed. both of the LVS-Pins before the VCC start-up
threshold is reached.

D11 R31 R32 R33

C05
K01 F1 L0 D1...4 L1 D5 L2
K1
R13 Q2
PFCZCD K2
180V..
LVS2
LVS1
C01 R14 R26
270V HSGD R35 C17
AC
ICB1FL02G
R15 HSVCC
R10 Q1
K02 PFCGD
R16 HSGND C23
C14 Q3
PFCVS
R27
R11 C15 C16 C18 K3
PFCCS
PE LSCS K4
RFRUN
D7
RFPH
RTPH
C03 R29
GND
VCC
RES
D6 R36
R18 R19 C11 R20
D8 C19 D10
R30
R34 R12 D9 C12 R21 R22 R23 C13 R24 R25
Fig. 36 Ballast with varied Filament detection
While T5 and CFL lamps have additives to

ignite only at a rather high and constant level
with lower influence by temperature, T8 lamps
have a significant change of ignition level
versus temperature. The shifting of the lamp
voltage is a result of the DC level on the
resonant capacitor. So it is a good choice, to
bring this level down in order to avoid early
ignition during the preheating phase. This can
be done either by a higher ohmic resistor R34,
R35 ( Fig. 36 ) to a value up to 10M. However
this results in a long time constant. R34, R35
can be kept in a range of 1M, when feeding
them from a lower input voltage and not from Fig. 37 Normal Mode before Lamp Removal
the bus voltage. As the bus voltage increases
Gate Voltage ( black, 5 V / div. )
during start-up from peak input voltage to the
400V, while the rectified input voltage stays on Voltage at PIN RES ( magenta, 2 V / div. )
an average AC voltage it is obvious, to use this Lamp-Voltage ( blue, 200 V / div. )
voltage as a source for the sensing of the high-
side filaments.
Lamp Removal during Run Mode
Removing the Lamp during Run Mode changes

the load conditions dramatically and normally
will cause a transition to capacitive operation
( Fig. 37 and Fig. 38 ) with strong lamp voltage
increase at the output capacitor. The inverter is
turned off as this condition will last longer than
610µs and the IC changes over into fault mode.
In special configurations it is possible that the
Vcc block is influenced via the RES PIN. This
effect can be prevented by means of a resistor Fig. 38 Cap Mode 2 after Lamp Removal
e.g. R = 330Ω in series from the high side of Gate Voltage ( black, 5 V / div. )
capacitor C19 to the RES PIN.
Voltage at PIN RES ( magenta, 2 V / div. )
Lamp-Voltage ( blue, 200 V / div. )
Power Factor Correction ( PFC )
Principal Behaviour
The standards for the suppression of line The control depends on the effective value and
current harmonics ( EN61000-3-2 , IEC61000- phase of the line voltage and on the bus
3-2 ) require certain limits for the generation of voltage. The timing diagram of the negative
the single current harmonics. Providing an voltage at pin PFCCS for Uline = 230 V in the
extensive approximation to a resistive load phase Iline = Imax is shown in Fig. 39. The
behaviour of the ballast will lead to a high positive value of U(pin PFCCS)( -1 ) correlates
power factor, low harmonic generation and with the Ton -Time of the Boost-Switch.
minimum THD. For this an appropriate drive
control of the MOSFET-Switch in the Boost The rising slope of the inductor current belongs
Converter used as power factor correction to the phase in which the energy in the inductor
circuit is provided. It is based on the detection increases. During the blocking phase of the
and processing of the signals at the pins Boost Transistor the Boost-Diode is conducting
PFCVS (Bus Voltage Sense), PFCZCD (Zero and carries the discharging current of the
Current Detection) and PFCCS (Current Sense Inductor ( Fig. 40 ). The falling slope of the
for Over-Current-Detection ). Base on this the timing diagram Integral [ U( pin PFCCS ) ( -1 ) ]
On-Time of the switch can be varied in corresponds to the Diode-Current as expected.
frequency and duration of the Gate Signal. The With the chosen scaling the induction curve has
PFC starts with fixed frequency operation and the same amplitude as the diode-current-curve.
switches over into critical conduction mode So it is obvious that both curves can differ only
operation as soon as a sufficient ZCD signal is by an additive integration constant.
available.
Fig. 39 Voltage Signal at pin PFCZCD at Fig. 40 Voltage Signal at pin PFCZCD at
Iline (t) = Imax for Uline = 230V Iline (t) = Imax for Uline = 230 V
Line Current as reference ( blue, 200 mA / div ) Voltage at Pin PFCZCD ( red, 20 V / div. )
U ( Pin PFCZCD ) * ( -1 ) (red, 20 V / div ) Boost Diode current ( blue, 500 mA / div. )
Boost-L-Induction ( pink, 100 µVs / div. ) Boost-L-Induction ( pink, 100µVs / div. )

PFC – Line Voltage Dependence PFC - Protection
For Uline,peak = UBus / 2 the conducting and There is an overvoltage threshold at 109% of
blocking durations of the Boost-Transistor are rated Bus voltage that stops PFC Gate Drive as
equal with Ton = Toff . With the effective line long as the Bus voltage has reached a level of
voltage decreasing from Uline = 230 V to Uline = 105% of rated Bus voltage again. The compen-
130 V the pfc-operation frequency reduces sation of the voltage control loop is completely
from about 70 kHz to about 35 kHz measured integrated. The internal reference level of the
at the phase of peak line voltage. The duty Bus voltage sense (PFCVS) is 2,5V with high
cycle increase from τ = 0.3 to τ = 0.85 raises accuracy.
the line current and hence keeping the line
power approximately constant. The PFC control operates in CritCM in the
range of 23µs > on-time > 2,3µs. For lower
loads the control operates in discontinuous
conduction mode (DCM) with an on-time down
to 0,5µs and an increasing off-time. With this
control method the PFC preconverter covers a
stable operation from 100% of load to 0,1% .
Overvoltage, undervoltage and open loop

detection at pin PFCVS are sensed by analog
comparators. The BUS voltage loop control is
provided by a 8bit sigma-delta A/D-Converter
with a sampling rate of 400µs and a resolution
of 4mV/bit. So a range of +/- 0,5V from the
reference level of 2,50V is covered. The digital
Fig. 41 Voltage Signal at Pin PFCZCD at error signal has to pass a digital notch filter in
order to suppress the AC voltage ripple of twice
Iline (t) = Iline,max for Uline,max ~ UBus / 2 of the mains frequency. A subsequent error
amplifier with PI characteristic cares for stable
Line Current as reference ( blue, 200 mA / div. ) operation of the PFC preconverter. During
ignition and pre-run
U ( Pin PFCZCD )*( -1 ) ( red, 20 V / div. ) mode the notch filter is bypassed in order to
Boost-L-Induction ( pink, 100µVs / div. ) increase control loop reaction.
The zero current detection is sensed by a

separate pin PFCZCD. The information of
finished current flow during demagnetization is
required in CritCM and in DCM as well. The
input is equipped with a special filtering
including a blanking of typically 500ns and is
combined with a large hysteresis between the
thresholds of typically 0,5V and 1,5V. In case of
bad coupling between primary inductor winding
and secondary ZCD-winding an additional
filtering by a capacitor at ZCD pin might be
necessary in order to avoid mistriggering by
long lasting oscillations during
switching slopes of the PFC MOSFET.
Fig. 42 Voltage Signal at Pin PFCZCD at
The diode D11 ( Fig. 36 ) has the function of
Iline (t) = Iline,max for Uline = 130V increasing the circuit robustness against Surge-
Signal-Impacts.
Line Current as reference ( blue, 200 mA / div. )
U ( Pin PFCZCD ) * ( -1 ) ( red, 20 V / div. )
Boost-L-Induction ( pink, 100 µVs / div. )

PFC – Input Voltage dependence with T5 54W
The line current harmonics were analysed in The dependence of THD and power versus line
the application of a ballast board for the voltage is week. Analysing the single harmonic
operation of a T5 54W fluorescent lamp. For the distortions sufficient distances to the limit
nominal line voltage and the extreme values of values set by the EN 61000-3-2 Class C-
the voltage range from 170V to 270V the Standard arise in the displayed range of line
harmonics distortions relating to the voltages. These performance of the PFC can
fundamental mode lead to low THD < 9.2 % be achieved using a constant design and
and high power factors exceeding PF > 0.975. dimensioning of the EMI-Filter.
Harmonic Distortion w ith ICB1FL02G and T5 54W Total Harmonic Distortion

compared with EN 61000-3-2 Class C with ICB1FL02G and T5 54W
30
Limit
THD ( 230V ) = 8.15% 10,0
ICB1
25 PF = 0.985
9,0
20
Distortion [ % ]
THD [ % ]
8,0
15
7,0
10
6,0
5
5,0
0
170 190 210 230 250 270
1 5 9 13 17 21 25 29 33 37 Line Voltage [ V ]
Odd Harmonic Number
Harmonic Distortion w ith ICB1FL02G and T5 54W Power Factor versus Line Voltage
compared with EN 61000-3-2 Class C with ICB1FL02G and T5 54W
30
Limit
THD ( 170V ) = 9.1% 0,995
ICB1
25 PF = 0.992
20 0,990
Distortion [ % ]
P ow er Factor
15 0,985
10
0,980
5
0,975
0 170 190 210 230 250 270
1 5 9 13 17 21 25 29 33 37
Odd Harmonic Number Line Voltage [ V ]
Harmonic Distortion w ith ICB1FL02G and T5 54W Fig. 46 - 47 Line Voltage Dependences of
compared with EN 61000-3-2 Class C THD and Power Factor with
30
THD ( 270V ) = 9.1% Limit ICB1- PFC in T5 FL Ballast
ICB1
25 PF = 0.997
20
Distortion [ % ]
15
10
0
1 5 9 13 17 21 25 29 33 37
Odd Harmonic Number
Fig. 43 – 45 Harmonic Distortions with ICB1

compared to EN 61000-3-2 at
increased input voltages

PFC – Load behaviour for different EMC-Filter
The line current harmonics were analysed with

PFC controlled by the ICB1FL02G at variable
input powers with enhanced filter topology.
Using an EMC Filter ( e.g. Fig. 36 ) without
capacitance between L1 and Rectifier D1..D4 a
clear THD increase for reduced input power is
observed. For a Filter ( Fig. 48 ) with additional
capacitor C2 = 220 nF placed between L1 and
rectifier and C3 = 10nF at medium and high Fig. 48 Enhanced Filter-Configuration with
input voltages a weaker increase of THD at low additional C between L1 and Rectifier
input powers exists. It is shown that the power C1, C2, C3 variable and fixed values
quality can be varied strongly by filter design. C4 = 10µF/450V, L1 = 2×68mH
1,2 35,00
30,00
1
25,00
0,8
A THD [%]
20,00
0,6
PF
15,00
0,4 10,00
0,2 5,00
0 0,00
0 20 40 60 0 20 40 60
PIN [W] PIN [W]
UIN 110V UIN 230V UIN 270V UIN 110V UIN 230V UIN 270V
Fig. 49 Input Power dependences at different Fig. 51 THD dependences at different

line voltages for C1 = C3 = 220 nF and line voltages for C1 = C3 = 220 nF and
C2 = 0 nF C2 = 0 nF
1,2 30,00
1 25,00
0,8 20,00
A THD [%]
0,6 15,00
PF
0,4 10,00
0,2 5,00
0 0,00
0 20 40 60 0 20 40 60
PIN [W] PIN [W]
UIN 110V UIN 230V UIN 270V UIN 110V UIN 230V UIN 270V
Fig. 50 Input Power dependences at different Fig. 52 THD dependences at different

line voltages for C1 = C2 = 220 nF and line voltages for C1 = C2 = 220 nF and
C3 = 10 nF C3 = 10 nF

5 Application Examples
Ballast Application for a single Fluorescent Lamp

with current mode preheating
D11 R31 R32 R33

C05
K01 F1 L0 D1...4 L1 D5 L2
K1
R13 Q2
PFCZCD K2
180V..
LVS2
LVS1
C01 R14 R26
270V HSGD R35 C17
AC R15
ICB1FL02G
R10 Q1 HSVCC
K02 PFCGD
R16 HSGND C23
C14 Q3
PFCVS
R27
R11 C15 C16 C18 K3
PFCCS
PE LSCS K4
RFRUN
D7
RFPH
RTPH
C03 R29
GND
VCC
RES
D6 R36
R18 R19 C11 R20
D8 C19 D10
R30
R34 R12 D9 C12 R21 R22 R23 C13 R24 R25
Fig. 53 Single FL Ballast Application with ICB1 for current mode preheating
Application for a single Fluorescent Lamp Ballast

with voltage mode preheating
D11 R31 R32 R33 L21

C05
K01 F1 L0 D1...4 L1 D5 N2
C21
N1
K1
R13 Q2
180V..
LVS2
LVS1
C01 R14 R26 L2

270V HSGD C17
AC R15
ICB1FL02G
R11 Q1 HSVCC
K02 PFCGD
R16 HSGND
C14 Q3 C20
PFCVS
R27
R12 C15 C16 C18 K3
PFCCS
PE LSCS K4
RFRUN
D7
RFPH
RTPH
C03 R29
GND
VCC
RES
D9 D6 L22 C22 R36

R18 R19 C11 R20
D8 C19 D10
R30
C12 R21 R22 R23 C13 R24 R25
Fig. 54 Single FL Ballast Application with ICB1 for voltage mode preheating

Bill of Material for Single Lamp Ballast with current mode preheating in Fig. 53
36W T8, single lamp, current mode preheat ICB1FL02G

Input Voltage
180VAC...270V AC
Package Package
F1 Fuse 1A slow Wickmann type 360
K1 Filament1, side A R10 390kΩ .1206
K2 Filament1, side B WAGO B-Nr: 250-403 R11 330kΩ .1206
K3 not connected R12 330kΩ .1206
K5 Filament2, side 1 WAGO B-Nr: 250-403 R14 820kΩ .1206
K6 Filament2, side 2 R15 820kΩ .1206
K11 AC Input R16 22Ω .0805
K12 AC Input WAGO B-Nr: 250-403
K13 PE R18 4,7Ω .1206
IC1 ICB1FL02G Infineon Q67045-A5088 SO-20 R19 2,2Ω .1206
Q1 SPD03N60C3 Infineon Q67040-S4421 D-Pack R20 10kΩ .0805
Q2 SPD03N60C3 Infineon Q67040-S4422 D-Pack R21 11,0kΩ (45,4kHz!) .0805
Q3 SPD03N60C3 Infineon Q67040-S4423 D-Pack R22 27kΩ (64kHz!) .0805
D1…D4 S1M Fairchild (1000V/1A/2µs) DO-214AC R23 12kΩ (1400ms!) .0805
D5 MURS160T3 ON Semi (600V/1A/75ns) SMB R24 1Ω .1206
D6 BYG26J Philips (600V/1A/30ns) SOD124 R25 1Ω .1206
D7 BYG22D Philips (200V/1A/25ns) DO214 R26 22Ω .0805
D9 BZX284C16 Philips SOD110
D10 BZX284C4V7 Philips SOD110
D11 S1M Fairchild (1000V/1A/2µs) DO-214AC R30 10Ω .1206
L101 2x68mH/0,65A Epcos B82732F2651A001 R31 330kΩ .1206
L1 2,2mH Epcos 152turns/16turns EFD25/13/9 R32 330kΩ .1206
total gap= 1,1mm 2 pcs B66421-U160-K187 R33 390kΩ .1206
L2 2,05mH Epcos 182turns EFD25/13/9 R34 470kΩ .1206
total gap= 2mm 2 pcs B66421 R35 470kΩ .1206
L21 not assembled R36 56kΩ .1206
L22 not assembled
LVS2 →GND
C01 220nF/X2/305V Epcos B32922-C3224-M RM15
C02 220nF/X2/305V Epcos B32922-C3224-M RM15 R31, R32, R33:
145Vpeak x
C03 2,2nF/Y2 Epcos B81122-C1222-M000 RM10 1,5/215µA=
1016kOhm
330k+330k+390k=
C04 not assembled
1050k
C05 not assembled
C10 10µF/450V Epcos B43888-A5106-M000 single end
C11 2,2nF/50V/X7R AVX .0805
C12 3,3nF/50V/COG AVX .1206
C13 1µF/63V/MKT Epcos B32529-C5105M000 RM5
C14 100nF/50V/X7R AVX .0805
C15 22nF/630V/MKT Epcos B32621-A6223K000 RM10
C16 1nF/1kV/Ceramic RM7,5
C17 150nF/630V Epcos B32612A6154K008 RM15
C18 82pF; /1kV RM7,5
C19 22nF AVX 63V/X7R .0805
C23 6,8nF/1600V/MKP Epcos B32612-J1682J008 RM15
C21 not assembled
C22 not assembled
C100 33pF AVX 50V/COG .0805
Status: 09.08.2006

Bill of Material for Single Lamp Ballast – voltage mode preheating in Fig. 54
54W T5, single lamp, voltage mode preheat ICB1FL02G

Input Voltage
180VAC...270V AC
Package Package
F1 Fuse 1A slow Wickmann type 360
K1 Filament1, side A R10 390kΩ .1206
K2 Filament1, side B WAGO B-Nr: 250-403 R11 330kΩ .1206
K5 Filament2, side 1 WAGO B-Nr: 250-403 R14 820kΩ .1206
K6 Filament2, side 2 R15 820kΩ .1206
K11 AC Input R16 22Ω .0805
K12 AC Input WAGO B-Nr: 250-403
K13 PE R18 2,2Ω .1206
IC1 ICB1FL02G Infineon Q67045-A5088 SO-20 R19 2,2Ω .1206
Q1 SPD03N60C3 Infineon Q67040-S4421 D-Pack R20 10kΩ .0805
D1…D4 S1M Fairchild (1000V/1A/2µs) DO-214AC R23 8,2kΩ (1025ms!) .0805
D5 MURS160T3 ON Semi (600V/1A/75ns) SMB R24 0,82Ω .1206
D6 BYG26J Philips (600V/1A/30ns) SOD124 R25 0,82Ω .1206
D9 BZX284C16 Philips SOD110
D10 BZX284C4V7 Philips SOD110
D11 S1M Fairchild (1000V/1A/2µs) DO-214AC R30 10Ω .1206
L101 2x68mH/0,65A EPCOS B82732F2651A001 R31 330kΩ .1206
L1 1,58mH EPCOS B78326P7373A005 T1904 R32 390kΩ .1206
R33 390kΩ .1206
L2 1,46mH EPCOS B78326P7374A005 T1905 R34 2,2MΩ .1206
R35 2,2MΩ .1206
L21 100µH EPCOS B82145A1104J R36 56kΩ .1206
L22 100µH EPCOS B82145A1104J
LVS2 →GND
C01 220nF/X2/305V EPCOS B32922C3224M RM15
C02 220nF/X2/305V EPCOS B32922C3224M RM15 R31, R32, R33:
167Vpeak x
C03 2,2nF/Y2 EPCOS B81122C1222M000 RM10 1,5/230µA=
1089kOhm
330k+390k+390k=
C04 not assembled
1110k
C05 not assembled
C10 10µF/450V EPCOS B43888A5106M000 single end
C11 2,2nF/50V/X7R EPCOS B37941K5222K60 .0805
C12 3,3nF/50V/COG EPCOS B37871K5332J60 .1206
C13 1µF/63V/MKT EPCOS B32529C0105M000 RM5
C14 100nF/50V/X7R EPCOS B37941K5104K60 .0805
C15 22nF/630V/MKT EPCOS B32621A6223K000 RM10
C16 1nF/630V/MKT EPCOS B32529C8102K000 RM5
C17 150nF/630V/MKP EPCOS B32612A6154K008 RM15
C18 82pF/2kV/2D3 Roederstein RM7,5
C19 22nF/50V/X7R EPCOS B37941K5223K60 .0805
C20 4,7nF/1600V/MKP EPCOS B32652J1472J008 RM15
C21 22nF/400V/MKT EPCOS B32620A6223J000 RM7,5
C22 22nF/400V/MKT EPCOS B32620A6223J000 RM7,5
C100 33pF/50V/COG EPCOS B37940K5330J60 .0805
Status: 13.10.2006

Fig. 55 Layout for Single FL Ballast Application with ICB1 for voltage mode preheating
Fig. 56 Duo Parallel FL Ballast Application with ICB1 for current mode preheating
Fig. 57 Duo Serial FL Ballast Application with ICB1 for voltage mode preheating

6 Appendix
Design Equations - Example T5 54W-Ballast PFC and Supply Section
Energy efficient Resonant Circuits can be Start-up resistors R11, R12:

dimensioned based on the outstanding ignition
control functionality which allows an essential V
reduction of the lamp choke- volume by INMIN 200V
R +R 1 , 33MΩ
typically leading to decreased ferrite core 11 12 I 150µA
losses. An additional effect on energy efficiency VCCqu2
can be realized by using a resonant circuit
dimensioning which minimizes the reactive Selected value: R11= 470k; R12= 470k
currents during normal lamp operation. The
following explicite equations deliver good initial
values for the energy storing components: Current limitation resistor R13 of PFC zero
current detector (PFCZCD). The additional
0.635 U ( C10) factor 2 is used in order to keep away from limit
L2 ⋅ value.
2 2⋅ π⋅ f ⋅I
RUN L
V ⋅N ⋅2
0.635 411V BUS SEC 410V ⋅ 13 ⋅ 2
L2 ⋅ 1 , 43mH R 20, 8kΩ
2 2 ⋅ π ⋅ 45kHz ⋅ 0.455A 13 I ⋅N ⋅1 4mA ⋅ 128⋅ 1
PFCZCD PRIM
1
C20 Selected value: R13= 33k.
( )
min 2
2⋅ π⋅ f ⋅ L2
IGN
1
C20 3 , 6nF PFC Voltage sense resistor R20:
min 2
( 2 ⋅ π ⋅ 70000kHz ) ⋅ 1.43mH
V
REF 2 , 50V
C17 10 ⋅ C20 36nF R ≤ 10kΩ
min min 20 100 ⋅ I 100 ⋅ 2.5µA
PFCBIAS
IL : effective lamp-current, U(C10) : bus voltage. Selected value: R20= 10kΩ.

The last equation satisfies the requirement of
C20 << C17 for low reactive currents. The final
values of C17 and C20 can be chosen with
respect to costs / dimensions and preheat PFC Voltage sense resistors R14, R15:
requirements respectively. Selected values:
L2 = 1,46 mH , C20 = 4,7nF and C17 = 150 nF
V −V
BUS REF
R +R ⋅R
14 15 V 20
Preheat Circuit REF
The dimensioning of the preheat circuit in

constant current or constant voltage mode 410V − 2.5V
respectively is done according the standards R +R ⋅ 10k 1630kΩ
14 15 2.5V
IEC 60081 (double-capped fluorescent lamp
performance specification) or IEC 60901
(single-capped fluorescent lamp performance
specification) containing the valid preheat Selected values: R14 = R15 = 820kΩ
requirements.

Low pass capacitor C11:
(
1⋅ R + R + R
20 14 15 ) R
11k
8.4kΩ
( )
C 22 105kHz ⋅ 11k
11 2 ⋅ π ⋅ f ⋅ R ⋅ R14 + R
C1 20 15 −1
8
5 ⋅ 10 ⋅ ΩHz
1 ⋅ ( 10k + 820k + 820k )
C 1 , 60nF
11 2 ⋅ π ⋅ 10kHz ⋅ 10k ⋅ ( 820k + 820k )
Selected value: R22= 8,2kΩ
Selected corner frequency fC1= 10kHz.

Set resistor R23 for preheating time, at a
projected preheating time of 900ms:
Selected value C3= 2,2nF .
T ( ms )
PH 900ms
R R 8 , 93kΩ
23 TPH 112ms 112ms
PFC Shunt resistors R18, R19: kΩ kΩ
R ⋅R V ⋅η⋅V ⋅ 2 Selected value: R23 = 8,2kΩ .

18 19 PFCCSOFF INACMIN
R +R 4⋅ P
18 19 OUTPFC
R ⋅R G a t e d r i v e r es i s t o rs R1 6 , R 2 6 , R 2 7 a r e
18 19 1V ⋅ 0.95 ⋅ 180V ⋅ 2 recommended to be equal or higher than 10Ω.
1.1Ω
R +R 4 ⋅ 55W
18 19
Shunt resistors R24, R25:
Selected values: R18= 2,2 Ω; R19= 2,2 Ω
The selected lamp type 54W-T5 requires an
ignition voltage of VIGN= 800V peak. In our
application example the resonant inductor is
Set resistor R21 for run frequency, at a projected evaluated to L2= 1,46mH and the resonant
run frequency of 45kHz: capacitor C20= 4,7nF. With this inputs we can
calculate the ignition frequency f IGN :
8
5 ⋅ 10 ⋅ ΩHz
R R 11 , 1 ⋅ kΩ
21 FPH 45kHz V ⋅2
BUS
1+
π⋅ V
IGN
f
Selected value: R21= 11,0k Ω IGN 2
4⋅π ⋅L ⋅ C
2 20
Set resistor R22 for preheating frequency, at a
projected preheating frequency of 105kHz:
410V ⋅ 2
1+
π ⋅ 800V
R f 70 , 0kHz
FRUN IGN 2
R R 4 ⋅ π ⋅ 1.46mH ⋅ 4.7nF
22 FPH f ⋅R
PH FRUN
−1
8
5 ⋅ 10 ⋅ ΩHz

The second solution of this equation with a minus Current limitation resistor R30 for floating
instead of a plus – sign leads to a result of bootstrap capacitor C14:
50163Hz is on the capacitive side of the resonant
rise. This solution is not taken into account A factor of 2 is provided in order to keep current
because the operating frequency approaches from level significant below LSCS turn-off threshold.
the higher frequency level.
2⋅ V R ⋅R
In the next step we can calculate the current CCON 24 25
through the resonant capacitor C20 when R ≥ ⋅
30 V R +R
reaching a voltage level nof 800V peak. LSCSOVC 24 25
I V ⋅ 2⋅ π⋅ f ⋅C
C20 IGN IGN 20 2 ⋅ 14 ⋅ V 0 , 82 ⋅ 0 , 82 ⋅ Ω
R ≥ ⋅ 7 , 18Ω
30 1, 6 ⋅ V 0 , 82 + 0 , 82
I 800V ⋅ 2 ⋅ π ⋅ 69.759kHz ⋅ 4.7nF 1 , 65A

C20 Selected value: R30= 10Ω.
Finally the resistors R24, R25 can be calculated Low-side filament sense resistor R36:
from IC20 and the current limitation threshold
during ignition mode. For a single lamp ballast
V
RESC1MIN 1 , 55V
R ⋅R V R ≤ 57 , 4kΩ
24 25 LSCSLIMIT 0 , 8V 36 I 27 , 0µA
0 , 485Ω RES3MIN
R +R I 1 , 65A
24 25 C20
Selected value: R36= 56kΩ
Selected values are R24 = R25 = 0,82kΩ.
Lamp voltage sense resistors R31, R32, R33:

V
RESC1MAX 1 , 65V
The selected lamp type 54W-T5 has a typical run R ≥ 109 , 3kΩ
36A I 15 , 1µA
voltage of 167V peak. We decide to set the EOL- RES3MAX
thresholds at a level of 1,5 times the run voltage
level (= 250,5V peak).
Selected values in a topology with 2 lamps in
parallel: R36A = 110kΩ , R36B = 110kΩ.
V
LEOL 250 , 5V
R +R +R 1165kΩ
31 32 33 I 215µA
LVSEOL
Low pass filter capacitor C19:
Selected values: R31= 390kΩ , R32= 390kΩ ,
Capacitor C19 provides a low pass filter together
R33= 390kΩ. with resistor R36 in order to suppress AC voltage
drop at the low-side filament. When we estimate
an AC voltage of 10V peak-to-peak at low-side
Current source resistors R34, R35 for detection of filament during run mode at fRUN= 40kHz, we need
high-side filament: a suppression of at least a factor FLP = 100
V (-40dB).
( )
INMIN
R +R − R +R +R
34 35 ILVSSINKMAX 31 32 33
(FLP)2 − 1
200V C
R +R − 1170kΩ 6522kΩ 19 2⋅ π⋅ f ⋅R
34 35 26µA RUN 36
Selected values: R34= 2,2M; R35= 2,2M;

2
V ⋅ 2 ⋅ V − V ⋅ 2 ⋅ η
 INACMAX   BUS  INACMAX 
2 L
100 − 1 B 4⋅ F ⋅P ⋅V
C 7 , 1nF MIN OUTPFC BUS
19 2 ⋅ π ⋅ 40kHz ⋅ 56kΩ
(270V ⋅ 2) 2410V − (270V ⋅ )

2  ⋅ 0 , 95
L 1 , 58mH
Selected value for better ripple suppression: B 4 ⋅ 25kHz ⋅ 60W ⋅ 410V
C19 = 22nF.
With the new control principle for the PFC

Detection of capacitive mode operation via C18: preconverter we have a third criteria that covers
the maximum on-time tPFCOM-MAX= 23,5µs:
The DC level at pin RES is set by R36 and the
source current IRES3. The preferred AC level is in
the range between ∆VACRES= 1,5V to 2,0V at a 2
V ⋅ 2 ⋅ T ⋅η
∆VBUS= 410V.  INACMIN  ONMAX
L
C 4⋅P
OUTPFC
C ⋅ ∆V
19 ACRES 2V
22nF ⋅
C
18 ∆V 410V
107pF
(180V ⋅ 2 ) 2 ⋅ ( 23 , 5µs ) ⋅ 0 , 95
BUS L 6 , 03mH
C 4 ⋅ 60W
Selected value: C18= 82pF.
With the assumed conditions the lowest value out
Bandpass filters L21/C21 and L22/C22 can be of LA, LB, LC is 1,58mH.
used in order to conduct filament currents preferred
at preheating frequency and to suppress these Selected value: L1 = 1,58 mH .
c u r r e n t s d u r i n g r u n m o d e .
Inductor L1 of the boost converter: Layout provisions
The inductivity of the boost inductor typically is As some protection-functions require the
designed to operate within a specified voltage detection and processing of small signals
range above a minimum frequency in order to get special care has to be taken regarding the
an easier RFI suppression. It is well known, that in influence of parasitic layout effects. In particular
critical conduction mode (CritCM) there is a for the Lamp Voltage sensing Pins LVS1 / LVS2
minimum operating frequency at low input the layout should possess conducting lines with
voltages and another minimum at maximum input minimum coupling capacitance to those having
voltage. In state-of-the-art CritCM PFC controllers high slopes of temporal voltage variations.
we use the lowest value out of these two criteria:
At minimum AC input voltage:
2
V ⋅ 2  ⋅ V − V ⋅ 2  ⋅ η
L
 INACMIN   BUS  INACMIN 
A 4⋅ F ⋅P ⋅V
MIN OUTPFC BUS
( 180V ⋅ 2)2410V − (180V ⋅ )

2  ⋅ 0 , 95
L 3 , 89mH
A 4 ⋅ 25kHz ⋅ 60W ⋅ 410V
At maximum AC input voltage

Initial Operation with Fluorescent Lamp

2.2 For test purposes the PFC voltage sense
resistor value can be reduced (e.g. short
1 Start with inverter one of a series connection of two or
more) in order to achieve a lower output
1.1 Supply a voltage (e.g.100V DC) from a voltage.
current limited DC source direct to the
bus capacitor. The operation will stop 2.3 PFC section starts with a delay of about
latest during Run Mode due to bus 1ms in respect to inverter. It starts with a
undervoltage. PFC Gate drive is active fixed frequent operation of 25kHz and
during this kind of test. changes over into DCM operation as
soon as there is a sufficient voltage level
1.2 If a start-up cannot be achieved reduce available at Pin 7 (PFCZCD > 1,5V).
value of start-up resistor (e.g. short one of
a series connection of two or more). If
supply voltage of IC (Vcc) has to be fed Operation with Lamp Substitution Resistor
from an external voltage source avoid an
overload of zener diode (15V...16V). For simplicity of operation and fast achievement of
Current source out of Pin 12 (RES) is reproducible working conditions the usage of a
active at Vcc > 10V. IC turns over into lamp substitution resistor can be advantageous.
active mode only if Vcc > 14,5V , voltage
at Pin 8 (PFCVS) > 15% of rated bus With initial insertion of both appropriate filament-
voltage, current into Pin 13 / 14 (LVS1 / 2) and lamp- substitution resistors the reduced LVS-
> 25µA and voltage at Pin 12 (RES) < current is not sufficient for filament-detection. So it
1,6V. is necessary to start initially only with filament-
substitution- resistor or -shortcut and provide an
1.3 It is recommended to disable both LVS abrupt transition from open lamp circuit to
inputs by connecting to GND. This specified lamp resistance during Preheat Mode.
measure disables sense of High-Side As alternative with a simplified handling it is
filament and end-of-life (EOL) protection. possible to supply the ballast with main voltage
and provide a sufficiently short interruption of the
1.4 With the measures 1.1. – 1.3. the inverter lamp substitution circuit which simulates a lamp
should be able to achieve Run Mode and removal.
stop due to bus undervoltage. Otherwise
a capacitive load operation , an over-
current or a not sufficient Vcc supply
current might stop operation earlier.
1.5 In order to avoid an overcurrent during

ignition mode it can be helpful to increase
the run frequency on a value higher than
resonance frequency of LC.
1.6 Saving testing time during Ballast

production the RTPH resistor can
temporarily be paralled by an additional
resistor in order to reduce preheating
time.
2 Continue with PFC section
2.1 Use a load on bus voltage, e.g. the

inverter itself or a resistor in parallel to
bus capacitor. It is possible for start-up to
feed an external DC supply via a diode to
the bus capacitor. The diode will switch
off the current from external supply when
voltage via PFC boost converter becomes
higher.

www.infineon.com
Published by Infineon Technologies AG

Smart Ballast Controll Ic

Uploaded by

Copyright:

Available Formats

Smart Ballast Controll Ic

Uploaded by

Document Information

Original Title

Copyright

Available Formats

Share this document

Share or Embed Document

Sharing Options

Did you find this document useful?

Is this content inappropriate?

Copyright:

Available Formats

Smart Ballast Controll Ic

Uploaded by

Copyright:

Available Formats

Application Note, V1.

Power Management & Supply

Revision History: 2007-06 V1.0

We Listen to Your Comments

Application Note 3 V1.0, 2007-06

Smart Ballast Control IC

• Lowest Count of external Components optimizes System Costs

• Discontinuous Mode PFC for Load Range 0 to 100%

Features Lamp Ballast Inverter

• Supports Restart after Lamp Removal and End-of-Life-Detection in Multi-Lamp Topologies

Application Note 4 V1.0, 2007-06

Principles of Lamp Operation

4 Illustration of ballast signals

Preheating and ignition control

Single Lamp – Current controlled preheating

Application Note 5 V1.0, 2007-06

Ballast Controller ICB1FL02G sets a new

GND 4 17 HSGND ballast for fluorescent lamps to the market. The

Application Note 6 V1.0, 2007-06

D11 R31 R32 R33 L21

Fig. 2 T5-FL-Ballast Circuit Diagram

Operating behaviour available, which can be deactivated by a

Application Note 7 V1.0, 2007-06

Application Note 8 V1.0, 2007-06

Application Note 9 V1.0, 2007-06

Lamp Voltage during Operation Phases

Principles of Lamp Operation

Application Note 10 V1.0, 2007-06

Electronic Ballast - Functions

EMC Rectifier Boost Half Resonance

Smart Ballast Control Preheat

Line Input Fluorescent Lamp Output

States of Lamp Operation

Preheating of the lamp filament Constant current mode IF = const.

Application Note 11 V1.0, 2007-06

Constant voltage mode UF = const. Generation of Lamp Voltages

Where the parameters α , Rc and UF accelerate 700 Ignition

a prolongated filament preheating ( Fig. 5 ). 500

Fig. 5 Lamp-Filament Resistance Ratios for

Application Note 12 V1.0, 2007-06

4 Illustration of ballast signals

The ignition proceeds in 127 steps of 162 us

Typical Frequency Variations during Operation Phases

Application Note 13 V1.0, 2007-06

D11 R31 R32 R33 L21

C01 R14 R26 L2

D9 D6 L22 C22 R36

Fig. 11 Detection of HB-Current at pin LSCS

The function of the ignition control is displayed

Fig. 12 Effect of ICB ignition control

Ignition voltage ( yellow, 500V / div. )

Application Note 14 V1.0, 2007-06

Normal mode phase control

As the I-U-Characteristic of fluorescent lamps is After the correct filament thermalization is

Preparing a controlled Softstart the operation

Fig. 14 High frequency operation of the lamp

Lamp Voltage ( black, 200 V / div. )

The operation phases are realized by varying

For the ballasts of the T5 54W respective T8