Scribd
Upload
40 views

Name: Sapna Kulmethe Roll No: 63 Class: SY-D GR No: 11920092 Aim: Verification of Logical Gates and Boolean Algebra. Simplify Logical Equation Using K-Map.

The document is an assignment for a student named Sapna Kulmethe. It includes descriptions and truth tables for logic gates like AND, OR, NOT, NAND, NOR, XOR, and XNOR. It also gives a logic expression AB'C' + BC + A'D' + BD' and derives its corresponding K-map and circuit diagram.

Uploaded by

sapna kulmethe
Copyright
© © All Rights Reserved
Available Formats
Download as DOCX, PDF, TXT or read online on Scribd
40 views

Name: Sapna Kulmethe Roll No: 63 Class: SY-D GR No: 11920092 Aim: Verification of Logical Gates and Boolean Algebra. Simplify Logical Equation Using K-Map.

The document is an assignment for a student named Sapna Kulmethe. It includes descriptions and truth tables for logic gates like AND, OR, NOT, NAND, NOR, XOR, and XNOR. It also gives a logic expression AB'C' + BC + A'D' + BD' and derives its corresponding K-map and circuit diagram.

Uploaded by

sapna kulmethe
Copyright
© © All Rights Reserved
Available Formats
Download as DOCX, PDF, TXT or read online on Scribd
You are on page 1/ 9

********************************** ASSIGNMENT NO 1 *********************************

Name : Sapna Kulmethe

Roll No : 63

Class : SY-D

GR No : 11920092

Aim : Verification of Logical Gates and Boolean Algebra. Simplify logical equation using K-map..

************************************************************************************

GATES:

1)AND GATE

A B Y=A*B
0 0 0
0 1 0
1 0 0
1 1 1

a) With Input 0 0 b)With input 0 1

c) With input 1 0 d) With Input 1 1


2.) OR GATE

A B Y=A+B

0 0 0

0 1 1

1 0 1

1 1 1

a) With Input 0 0 b) With Input 0 1

c) With Input 1 0 d) With Input 1 1


3.) NOT GATE

A Y=A'

0 1

1 0

a) With Input 0 b With Input 1

4.) NAND GATE

A B Y=A'*B'

0 0 1

0 1 1

1 0 1

1 1 0
a)With Input 0 0 b) With Input 0 1

c) With Input 1 0 d) With Input 1 1


5) NOR GATE

A B Y

0 0 1

0 1 0

1 0 0

1 1 0

a) With Input 0 0 b) With Input 0 1

c) With Input 1 0 d) With Input 1 1

6.) EX-OR GATE


6.) EX-OR GATE

A b Y

0 0 0

0 1 1

1 0 1

1 1 0

a) With Input 0 0 b)With Input 0 1

c)With Input 1 0 d)With Input 1 1


7.) EX-NOR GATE

A B Y

0 0 1

0 1 0

1 0 0

1 1 1

a) With Input 0 0 b) With Input 0 1

c) With Input 1 0 d) With Input 1 1


Given Equation: AB'C' + BC + A'D' + BD'

Truth Table:

A B C D Y
0 0 0 0 1
0 0 0 1 0
0 0 1 0 1
0 0 1 1 0
0 1 0 0 1
0 1 0 1 0
0 1 1 0 1
0 1 1 1 1
1 0 0 0 1
1 0 0 1 1
1 0 1 0 0
1 0 1 1 0
1 1 0 0 1
1 1 0 1 0
1 1 1 0 1
1 1 1 1 1

K Map of Y:Input(A,B,C,D)

00 01 11 10

00 1 0 0 1

01 1 0 1 1

11 1 0 1 1

10 1 1 0 0
Y= C'D' + AB'C'+ BC + A'D'

Circuit Diagram:

You might also like