HCPL-3120/J312, HCNW3120

2.5 Amp Output Current IGBT Gate Drive Optocoupler

Data Sheet
Lead (Pb) Free
RoHS 6 fully
compliant
RoHS 6 fully compliant options available;
-xxxE denotes a lead-free product

Description Features
The HCPL-3120 contains a GaAsP LED while the HCPL­­­- •  2.5 A maximum peak output current
J312 and the HCNW3120 contain an AlGaAs LED. The LED •  2.0 A minimum peak output current
is optically coupled to an integrated circuit with a power
output stage. These optocouplers are ideally suited for •  25 kV/µs minimum Common Mode Rejection (CMR) at
driving power IGBTs and MOSFETs used in motor control VCM = 1500 V
inverter applications. The high operating voltage range •  0.5 V maximum low level output voltage (VOL)
of the output stage provides the drive voltages required Eliminates need for negative gate drive
by gate controlled devices. The voltage and current •  ICC = 5 mA maximum supply current
supplied by these optocouplers make them ideally
suited for directly driving IGBTs with ratings up to 1200 •  Under Voltage Lock-Out protection (UVLO) with
V/100 A. For IGBTs with higher ratings, the HCPL-3120 hysteresis
series can be used to drive a discrete power stage which •  Wide operating VCC range: 15 to 30 Volts
drives the IGBT gate. The HCNW3120 has the highest in- •  500 ns maximum switching speeds
sulation voltage of VIORM = 1414 Vpeak in the IEC/EN/DIN
EN 60747-5-2. The HCPL-J312 has an insulation voltage •  Industrial temperature range: ‑40°C to 100°C
of VIORM = 891 Vpeak and the VIORM = 630 Vpeak is also •  SafetyApproval:
available with the HCPL-3120 (Option 060). UL Recognized
Functional Diagram 3750 Vrms for 1 min. for HCPL‑3120/J312
HCPL-3120/J312 HCNW3120 5000 Vrms for 1 min. for HCNW3120
N/C 1 8 VCC N/C 1 8 VCC CSA Approval
ANODE 2 7 VO ANODE 2 7 VO IEC/EN/DIN EN 60747-5-2 Approved
CATHODE 3 6 VO CATHODE 3 6 N/C VIORM = 630 Vpeak for HCPL‑3120 (Option 060)
N/C 4 5 VEE N/C 4 5 VEE VIORM = 891 Vpeak for HCPL‑J312
SHIELD SHIELD
VIORM = 1414 Vpeak for HCNW3120
TRUTH TABLE
Applications
VCC - VEE VCC - VEE
“POSITIVE GOING” “NEGATIVE GOING” •  IGBT/MOSFET gate drive
LED (i.e., TURN-ON) (i.e., TURN-OFF) VO •  AC/Brushless DC motor drives
OFF 0 - 30 V 0 - 30 V LOW •  Industrial inverters
ON 0 - 11 V 0 - 9.5 V LOW
•  Switch mode power supplies
ON 11 - 13.5 V 9.5 - 12 V TRANSITION
ON 13.5 - 30 V 12 - 30 V HIGH

A 0.1 µF bypass capacitor must be connected between pins 5 and 8.

CAUTION: It is advised that normal static precautions be taken in handling and assembly
of this component to prevent damage and/or degradation which may be induced by ESD.
Selection Guide
Part Number HCPL-3120 HCPL-J312 HCNW3120 HCPL-3150*
Output Peak Current ( IO) 2.5 A 2.5 A 2.5 A 0.6 A
IEC/EN/DIN EN VIORM = 630 Vpeak VIORM = 891 Vpeak VIORM = 1414 Vpeak VIORM = 630 Vpeak 
60747-5-2 Approval (Option 060) (Option 060)

*The HCPL-3150 Data sheet available. Contact Avago sales representative or authorized distributor.

Ordering Information
HCPL-3120 and HCPL-J312 are UL recognized with 3750 Vrms for 1 minute per UL1577. HCNW3120 is UL Recognized
with 5000 Vrms for 1 minute per UL1577.

     Option
Part RoHS Non RoHS Surface Gull Tape IEC/EN/DIN
Number Compliant Compliant Package Mount Wing & Reel EN 60747-5-2 Quantity
-000E No option 50 per tube
-300E #300 X X 50 per tube
HCPL-3120 -500E #500 300mil X X X 1000 per reel
DIP-8
-060E #060 X 50 per tube
-360E #360 X X X 50 per tube
-560E #560 X X X X 1000 per tube
-000E No option X 50 per tube
300mil
HCPL-J312 -300E #300 DIP-8 X X X 50 per tube
-500E #500 X X X X 1000 per reel
-000E No option X 42 per tube
400mil
HCNW3120 -300E #300 DIP-8 X X X 42 per tube
-500E #500 X X X X 750 per reel

To order, choose a part number from the part number column and combine with the desired option from the option
column to form an order entry.
Example 1:
  HCPL-3120-560E to order product of 300 mil DIP Gull Wing Surface Mount package in Tape and Reel packaging with
IEC/EN/DIN EN 60747-5-2 Safety Approval in RoHS compliant.
Example 2:
   HCPL-3120 to order product of 300 mil DIP package in tube packaging and non RoHS compliant.
Option datasheets are available. Contact your Avago sales representative or authorized distributor for information.
Remarks: The notation ‘#XXX’ is used for existing products, while (new) products launched since 15th July 2001 and
RoHS compliant option will use ‘-XXXE’.


Package Outline Drawings
HCPL-3120 Outline Drawing (Standard DIP Package)

9.65 ± 0.25 7.62 ± 0.25

(0.380 ± 0.010) (0.300 ± 0.010)

TYPE NUMBER 8 7 6 5 6.35 ± 0.25

OPTION CODE* (0.250 ± 0.010)
A XXXXZ DATE CODE

YYWW

1 2 3 4

1.78 (0.070) MAX.

1.19 (0.047) MAX.

+ 0.076
5° TYP. 0.254 - 0.051

3.56 ± 0.13 + 0.003)

4.70 (0.185) MAX. (0.010 - 0.002)
(0.140 ± 0.005)

0.51 (0.020) MIN.

2.92 (0.115) MIN.
DIMENSIONS IN MILLIMETERS AND (INCHES).
* MARKING CODE LETTER FOR OPTION NUMBERS.
1.080 ± 0.320 0.65 (0.025) MAX. "V" = OPTION 060
(0.043 ± 0.013) OPTION NUMBERS 300 AND 500 NOT MARKED.
2.54 ± 0.25
(0.100 ± 0.010)
NOTE: FLOATING LEAD PROTRUSION IS 0.25 mm (10 mils) MAX.

HCPL-3120 Gull Wing Surface Mount Option 300 Outline Drawing

LAND PATTERN RECOMMENDATION

9.65 ± 0.25
1.016 (0.040)
(0.380 ± 0.010)

8 7 6 5

6.350 ± 0.25
10.9 (0.430)
(0.250 ± 0.010)

1 2 3 4

2.0 (0.080)
1.27 (0.050)

1.780 9.65 ± 0.25

(0.070) (0.380 ± 0.010)
1.19 MAX.
(0.047) 7.62 ± 0.25
MAX. (0.300 ± 0.010)
+ 0.076
0.254 - 0.051
3.56 ± 0.13 + 0.003)
(0.140 ± 0.005) (0.010 - 0.002)

1.080 ± 0.320
(0.043 ± 0.013) 0.635 ± 0.25
(0.025 ± 0.010)
12° NOM.
2.54 0.635 ± 0.130
(0.100) (0.025 ± 0.005)
BSC
DIMENSIONS IN MILLIMETERS (INCHES).
LEAD COPLANARITY = 0.10 mm (0.004 INCHES).

NOTE: FLOATING LEAD PROTRUSION IS 0.25 mm (10 mils) MAX.


Package Outline Drawings
HCPL-J312 Outline Drawing (Standard DIP Package)
9.80 ± 0.25 7.62 ± 0.25
(0.386 ± 0.010) (0.300 ± 0.010)

TYPE NUMBER 8 7 6 5 6.35 ± 0.25

(0.250 ± 0.010)
A XXXX DATE CODE

YYWW

1 2 3 4

1.78 (0.070) MAX.

1.19 (0.047) MAX.

+ 0.076
5° TYP. 0.254 - 0.051

+ 0.003)
3.56 ± 0.13 4.70 (0.185) MAX. (0.010 - 0.002)
(0.140 ± 0.005)

0.51 (0.020) MIN.

2.92 (0.115) MIN. DIMENSIONS IN MILLIMETERS AND (INCHES).

OPTION NUMBERS 300 AND 500 NOT MARKED.

1.080 ± 0.320 0.65 (0.025) MAX.
(0.043 ± 0.013) NOTE: FLOATING LEAD PROTRUSION IS 0.25 mm (10 mils) MAX.
2.54 ± 0.25
(0.100 ± 0.010)

HCPL-J312 Gull Wing Surface Mount Option 300 Outline Drawing

LAND PATTERN RECOMMENDATION

9.80 ± 0.25
1.016 (0.040)
(0.386 ± 0.010)

8 7 6 5

6.350 ± 0.25
10.9 (0.430)
(0.250 ± 0.010)

1 2 3 4

2.0 (0.080)
1.27 (0.050)

1.780 9.65 ± 0.25

(0.070) (0.380 ± 0.010)
1.19 MAX.
(0.047) 7.62 ± 0.25
MAX. (0.300 ± 0.010)
+ 0.076
0.254 - 0.051
3.56 ± 0.13 + 0.003)
(0.140 ± 0.005) (0.010 - 0.002)

1.080 ± 0.320
(0.043 ± 0.013) 0.635 ± 0.25
(0.025 ± 0.010)
12° NOM.
2.54 0.635 ± 0.130
(0.100) (0.025 ± 0.005)
BSC
DIMENSIONS IN MILLIMETERS (INCHES).
LEAD COPLANARITY = 0.10 mm (0.004 INCHES).

NOTE: FLOATING LEAD PROTRUSION IS 0.5 mm (20 mils) MAX.


HCNW3120 Outline Drawing (8-Pin Wide Body Package)

11.15 ± 0.15 11.00 MAX.

(0.442 ± 0.006) (0.433)

9.00 ± 0.15
8 7 6 5 (0.354 ± 0.006)
TYPE NUMBER
A DATE CODE
HCNWXXXX

YYWW

1 2 3 4

10.16 (0.400)
TYP.
1.55
(0.061) 7° TYP.
MAX. + 0.076
0.254 - 0.0051
+ 0.003)
(0.010 - 0.002)
5.10 MAX.
(0.201)

3.10 (0.122)
3.90 (0.154) 0.51 (0.021) MIN.

2.54 (0.100)
TYP.
1.78 ± 0.15 0.40 (0.016)
(0.070 ± 0.006) 0.56 (0.022) DIMENSIONS IN MILLIMETERS (INCHES).

NOTE: FLOATING LEAD PROTRUSION IS 0.25 mm (10 mils) MAX.

HCNW3120 Gull Wing Surface Mount Option 300 Outline Drawing

11.15 ± 0.15
(0.442 ± 0.006) LAND PATTERN RECOMMENDATION

8 7 6 5

9.00 ± 0.15
(0.354 ± 0.006) 13.56
(0.534)

1 2 3 4

1.3 2.29
(0.051) (0.09)

1.55 12.30 ± 0.30

(0.061) (0.484 ± 0.012)
MAX.
11.00 MAX.
(0.433)

4.00 MAX.
(0.158)

1.78 ± 0.15
(0.070 ± 0.006) 1.00 ± 0.15
0.75 ± 0.25 (0.039 ± 0.006) + 0.076
2.54 0.254 - 0.0051
(0.030 ± 0.010)
(0.100)
BSC + 0.003)
(0.010 - 0.002)
DIMENSIONS IN MILLIMETERS (INCHES).
7° NOM.
LEAD COPLANARITY = 0.10 mm (0.004 INCHES).

NOTE: FLOATING LEAD PROTRUSION IS 0.25 mm (10 mils) MAX.


Solder Reflow Temperature Profile
300
PREHEATING RATE 3 °C + 1 °C/–0.5 °C/SEC.
REFLOW HEATING RATE 2.5 °C ± 0.5 °C/SEC. PEAK
PEAK
TEMP.
TEMP.
245 °C
240 °C
PEAK
TEMP.
230 °C
200
2.5 C ± 0.5 °C/SEC.
SOLDERING
TEMPERATURE (°C)

30 TIME
160 °C SEC.
150 °C 200 °C
140 °C
30
3 °C + 1 °C/–0.5 °C SEC.

100
PREHEATING TIME
150 °C, 90 + 30 SEC. 50 SEC.

TIGHT
ROOM TYPICAL
TEMPERATURE LOOSE

0
0 50 100 150 200 250
TIME (SECONDS)

NOTE: NON-HALIDE FLUX SHOULD BE USED.

Recommended Pb-Free IR Profile

TIME WITHIN 5 °C of ACTUAL

PEAK TEMPERATURE
tp
15 SEC.
* 260 +0/-5 °C
Tp
217 °C
TL
RAMP-UP
TEMPERATURE

3 °C/SEC. MAX. RAMP-DOWN

150 - 200 °C 6 °C/SEC. MAX.
Tsmax
Tsmin

ts tL
PREHEAT 60 to 150 SEC.
60 to 180 SEC.

25
t 25 °C to PEAK
TIME
NOTES:
THE TIME FROM 25 °C to PEAK TEMPERATURE = 8 MINUTES MAX.
Tsmax = 200 °C, Tsmin = 150 °C

NOTE: NON-HALIDE FLUX SHOULD BE USED.

* RECOMMENDED PEAK TEMPERATURE FOR WIDEBODY 400mils PACKAGE IS 245 °C


Regulatory Information
Agency/Standard HCPL-3120 HCPL-J312 HCNW3120
Underwriters Laboratory (UL) Compliant Compliant Compliant 
Recognized under UL 1577, Component Recognition Program, 
Category, File E55361
Canadian Standards Association (CSA) File CA88324, Compliant Compliant Compliant 
per Component Acceptance Notice #5
IEC/EN/DIN EN 60747-5-2 Compliant Compliant Compliant 
Option 060

Insulation and Safety Related Specifications

   Value
HCPL- HCPL- HCNW
Parameter Symbol 3120 J312 3120 Units        Conditions
Minimum External L(101) 7.1 7.4 9.6 mm Measured from input terminals to output 
Air Gap (Clearance) terminals, shortest distance through air.
Minimum External L(102) 7.4 8.0 10.0 mm Measured from input terminals to output  
Tracking (Creepage) terminals, shortest distance path along 
body.
Minimum Internal 0.08 0.5 1.0 mm Insulation thickness between emitter 
Plastic Gap and detector; also known as distance 
(Internal Clearance) through insulation.
Tracking Resistance CTI >175 >175 >200 Volts DIN IEC 112/VDE 0303 Part 1 
(Comparative 
Tracking Index)
Isolation Group IIIa IIIa IIIa Material Group (DIN VDE 0110, 1/89, 
Table 1)


All Avago data sheets report the creepage and clearance the surface of a printed circuit board between the solder
inherent to the optocoupler com­ponent itself. These fillets of the input and output leads must be considered.
dimensions are needed as a starting point for the There are recommended techniques such as grooves
equipment designer when determining the circuit insula- and ribs which may be used on a printed circuit board
tion requirements. How­ever, once mounted on a printed to achieve desired creep­age and clearances. Creepage
circuit board, minimum creep-age and clearance require- and clearance distances will also change depending on
ments must be met as specified for individual equipment factors such as pollution degree and insulation level.
standards. For creep­age, the shortest distance path along

IEC/EN/DIN EN 60747-5-2 Insulation Related Characteristics

HCPL-3120
Description Symbol Option 060 HCPL-J312 HCNW3120 Unit
Installation classification per DIN VDE 0110/1.89, 
Table 1  
  for rated mains voltage ≤150 V rms I-IV I-IV I-IV 
  for rated mains voltage ≤300 V rms I-IV I-IV I-IV 
  for rated mains voltage ≤450 V rms I-III I-III I-IV 
  for rated mains voltage ≤600 V rms I-III I-IV 
  for rated mains voltage ≤1000 V rms I-III
Climatic Classification 55/100/21 55/100/21 55/100/21
Pollution Degree (DIN VDE 0110/1.89) 2 2 2
Maximum Working Insulation Voltage VIORM 630 891 1414 Vpeak
Input to Output Test Voltage, Method b* VPR 1181 1670 2652 Vpeak 
VIORM x 1.875 = VPR, 100% Production Test, 
tm = 1 sec, Partial Discharge < 5pC
Input to Output Test Voltage, Method a* VPR 945 1336 2121 Vpeak 
VIORM x 1.5 = VPR, Type and Sample Test, 
tm = 60 sec, Partial Discharge < 5pC
Highest Allowable Overvoltage* VIOTM 6000 6000 8000 Vpeak 
(Transient Overvoltage, tini = 10 sec)
Safety Limiting Values – maximum values allowed 
in the event of a failure, also see Figure 37.  
Case Temperature TS 175 175 150 °C 
Input Current IS INPUT 230 400 400 mA 
Output Power PS OUTPUT 600 600 700 mW
Insulation Resistance at TS, VIO = 500 V RS ≥109 ≥109 ≥109 Ω

*Refer to the IEC/EN/DIN EN 60747-5-2 section (page 1-6/8) of the Isolation Control Component Designer’s Catalog for a detailed description of
Method a/b partial discharge test profiles.
Note: These optocouplers are suitable for “safe electrical isolation” only within the safety limit data. Maintenance of the safety data shall be en-
sured by means of protective circuits. Surface mount classification is Class A in accordance with CECC 00802.


Absolute Maximum Ratings
Parameter   Symbol Min. Max. Units Note
Storage Temperature TS -55 125 °C
Operating Temperature TA -40 100 °C
Average Input Current IF(AVG) 25 mA 1
Peak Transient Input Current IF(TRAN) 1.0 A 
(<1 µs pulse width, 300 pps)
Reverse Input Voltage HCPL-3120 VR 5 Volts
HCPL-J312 5 
HCNW3120
“High” Peak Output Current IOH(PEAK) 2.5 A 2
“Low” Peak Output Current IOL(PEAK) 2.5 A 2
Supply Voltage (VCC - VEE) 0 35 Volts
Input Current (Rise/Fall Time) tr(IN) /tf(IN) 500 ns
Output Voltage VO(PEAK) 0 VCC Volts
Output Power Dissipation PO 250 mW 3
Total Power Dissipation PT 295 mW 4
Lead Solder Temperature HCPL-3120     260°C for 10 sec., 1.6 mm below seating plane 
HCPL-J312
HCNW3120        260°C for 10 sec., up to seating plane
Solder Reflow Temperature Profile           See Package Outline Drawings section

Recommended Operating Conditions

Parameter   Symbol Min. Max. Units
Power Supply Voltage (VCC - VEE) 15 30 Volts
Input Current (ON) HCPL-3120 7 
HCPL-J312 IF(ON) 16 mA
HCNW3120 10
Input Voltage (OFF) VF(OFF) -3.6 0.8 V
Operating Temperature TA -40 100 °C


Electrical Specifications (DC)
Over recommended operating conditions (TA = -40 to 100°C, for HCPL-3120, HCPL-J312 IF(ON) = 7 to 16mA, for
HCNW3120 IF(ON) = 10 to 16mA, VF(OFF) = -3.6 to 0.8 V, VCC = 15 to 30 V, VEE = Ground) unless otherwise specified.

Parameter  Symbol     Device Min. Typ.* Max. Units   Test Conditions Fig. Note
High Level Output IOH 0.5 1.5 A VO = (VCC - 4 V) 2, 3, 5
Current 2.0 A VO = (VCC - 15 V) 17 2
Low Level Output IOL 0.5 2.0 A VO = (VEE + 2.5 V) 5, 6, 5
Current 2.0 A VO = (VEE + 15 V) 18 2
High Level Output VOH (VCC - 4) (VCC - 3) V IO = -100 mA 1, 3, 6, 7 
Voltage 19
Low Level Output VOL 0.1 0.5 V IO = 100 mA 4, 6, 
Voltage 20
High Level Supply ICCH 2.5 5.0 mA Output Open, 7, 8 
Current IF = 7 to 16 mA
Low Level Supply ICCL 2.5 5.0 mA Output Open, 
Current VF = -3.0 to +0.8 V
Threshold Input IFLH HCPL-3120 2.3 5.0 mA IO = 0 mA, 9, 15,
Current Low to HCPL-J312 1.0 VO > 5 V 21
High HCNW3120 2.3 8.0
Threshold Input VFHL 0.8 V 
Voltage High to 
Low
Input Forward VF HCPL-3120 1.2 1.5 1.8 V IF = 10 mA 16
Voltage HCPL-J312 1.6 1.95 
HCNW3120
Temperature ∆VF/∆TA HCPL-3120 -1.6 mV/°C IF = 10 mA
Coefficient of HCPL-J312 -1.3 
Forward Voltage HCNW3120
Input Reverse BVR HCPL-3120 5 V IR = 10 µA
Breakdown HCPL-J312 3 IR = 100 µA 
Voltage HCNW3120
Input Capacitance CIN HCPL-3120 60 pF f = 1 MHz,
HCPL-J312 70 VF = 0 V 
HCNW3120
UVLO Threshold VUVLO+ 11.0 12.3 13.5 V VO > 5 V, 22, 
IF = 10 mA 34
VUVLO– 9.5 10.7 12.0
UVLO Hysteresis UVLOHYS 1.6

*All typical values at TA = 25°C and VCC - VEE = 30 V, unless otherwise noted.

10
Switching Specifications (AC)
Over recommended operating conditions (TA = -40 to 100°C, for HCPL-3120,HCPL-J312 IF(ON) = 7 to 16mA, for
HCNW3120 IF(ON) = 10 to 16mA, VF(OFF) = -3.6 to 0.8 V, VCC = 15 to 30 V, VEE = Ground) unless otherwise specified.

Parameter    Symbol Min. Typ.* Max.  Units   Test Conditions   Fig.  Note
Propagation Delay Time tPLH 0.10 0.30 0.50 µs Rg = 10 Ω, 10, 11, 16 
to High Output Level Cg = 10 nF, 12, 13,
Propagation Delay Time tPHL 0.10 0.30 0.50 µs f = 10 kHz, 14, 23 
to Low Output Level Duty Cycle = 50%

Pulse Width Distortion PWD 0.3 µs 17

Propagation Delay PDD -0.35 0.35 µs 35, 36 12 
Difference Between Any (tPHL - tPLH) 
Two Parts
Rise Time tr 0.1 µs 23
Fall Time tf 0.1 µs
UVLO Turn On Delay tUVLO ON 0.8 µs VO > 5 V, IF = 10 mA 22
UVLO Turn Off Delay tUVLO OFF 0.6 VO < 5 V, IF = 10 mA
Output High Level Common |CMH| 25 35 kV/µs TA = 25°C, 24 13, 14 
Mode Transient Immunity IF = 10 to 16 mA, 
VCM = 1500 V, 
VCC = 30 V
Output Low Level Common |CML| 25 35 kV/µs TA = 25°C, 13, 15 
Mode Transient Immunity VCM = 1500 V, 
VF = 0 V, VCC = 30 V

*All typical values at TA = 25°C and VCC - VEE = 30 V, unless otherwise noted.

11
Package Characteristics
Over recommended temperature (TA = -40 to 100°C) unless otherwise specified.

Parameter Symbol Device Min. Typ. Max. Units  Test Conditions Fig. Note
Input-Output Momentary VISO HCPL-3120 3750 VRMS RH < 50%, 8, 11
Withstand Voltage** HCPL-J312 3750 t = 1 min., 9, 11
HCNW3120 5000 TA = 25°C 10, 11
Resistance RI-O HCPL-3120 1012 Ω VI-O = 500 VDC 11 
(Input-Output) HCPL-J312
HCNW3120 1012 1013 TA = 25°C
1011 TA = 100°C
Capacitance CI-O HCPL-3120 0.6 pF f = 1 MHz
(Input-Output) HCPL-J312 0.8
HCNW3120 0.5 0.6
LED-to-Case Thermal qLC 467 °C/W Thermocouple 28 
Resistance located at center
LED-to-Detector Thermal qLD 442 °C/W underside of 
Resistance package
Detector-to-Case qDC 126 °C/W 
Thermal Resistance

*All typicals at TA = 25°C.

**The Input-Output Momentary Withstand Voltage is a dielectric voltage rating that should not be interpreted as an input-output continuous
voltage rating. For the continuous voltage rating refer to your equipment level safety specification or Avago Application Note 1074 entitled “Op-
tocoupler Input-Output Endurance Voltage.”

Notes:
  1. Derate linearly above 70°C free-air temperature at a rate of 0.3 mA/°C.
  2. Maximum pulse width = 10 µs, maximum duty cycle = 0.2%. This value is intended to allow for component tolerances for designs with IO peak
minimum = 2.0 A. See Applications section for additional details on limiting IOH peak.
  3. Derate linearly above 70°C free-air temperature at a rate of 4.8 mW/°C.
  4. Derate linearly above 70°C free-air temperature at a rate of 5.4 mW/°C. The maximum LED junction tem-pera­ture should not exceed 125°C.
  5. Maximum pulse width = 50 µs, maximum duty cycle = 0.5%.
  6. In this test VOH is measured with a dc load current. When driving capacitive loads VOH will approach VCC as IOH approaches zero amps.
  7. Maximum pulse width = 1 ms, maximum duty cycle = 20%.
  8. In accordance with UL1577, each optocoupler is proof tested by applying an insulation test voltage ≥4500 Vrms for 1 second (leakage detec-
tion current limit, II-O ≤ 5 µA).
  9. In accordance with UL1577, each optocoupler is proof tested by applying an insulation test voltage ≥4500 Vrms for 1 second (leakage detec-
tion current limit, II-O ≤ 5 µA).
10. In accordance with UL1577, each optocoupler is proof tested by applying an insulation test voltage ≥6000 Vrms for 1 second (leakage detec-
tion current limit, II-O ≤ 5 µA).
11. Device considered a two-terminal device: pins 1, 2, 3, and 4 shorted together and pins 5, 6, 7, and 8 shorted together.
12. The difference between tPHL and tPLH between any two HCPL-3120 parts under the same test condition.
13. Pins 1 and 4 need to be connected to LED common.
14. Common mode transient immunity in the high state is the maximum tolerable dVCM /dt of the common mode pulse, VCM, to assure that the
output will remain in the high state (i.e., VO > 15.0 V ).
15. Common mode transient immunity in a low state is the maximum tolerable dVCM/dt of the common mode pulse, VCM, to assure that the out-
put will remain in a low state (i.e., VO < 1.0 V ).
16. This load condition approximates the gate load of a 1200 V/75A IGBT.
17. Pulse Width Distortion (PWD) is defined as |tPHL-tPLH| for any given device.

12
 (VOH – VCC ) – HIGH OUTPUT VOLTAGE DROP – V

(VOH – VCC ) – OUTPUT HIGH VOLTAGE DROP – V

0 2.0 -1
IF = 7 to 16 mA IF = 7 to 16 mA

IOH – OUTPUT HIGH CURRENT – A

IOUT = -100 mA VOUT = (VCC - 4 V) 100 °C
VCC = 15 to 30 V 1.8 VCC = 15 to 30 V -2 25 °C
-1 VEE = 0 V VEE = 0 V -40 °C

1.6 -3
-2
1.4 -4

-3 IF = 7 to 16 mA
1.2 -5 VCC = 15 to 30 V
VEE = 0 V

-4 1.0 -6
-40 -20 0 20 40 60 80 100 -40 -20 0 20 40 60 80 100 0 0.5 1.0 1.5 2.0 2.5
TA – TEMPERATURE – °C TA – TEMPERATURE – °C IOH – OUTPUT HIGH CURRENT – A

Figure 1. VOH vs. temperature. Figure 2. IOH vs. temperature. Figure 3. VOH vs. IOH.
HCPL-3120 fig 1 HCPL-3120 fig 2 HCPL-3120 fig 3

0.25 4 4
VF(OFF) = -3.0 to 0.8 V
VOL – OUTPUT LOW VOLTAGE – V

VOL – OUTPUT LOW VOLTAGE – V

IOL – OUTPUT LOW CURRENT – A

VF (OFF) = -3.0 TO 0.8 V VF (OFF) = -3.0 TO 0.8 V VCC = 15 to 30 V

0.20 IOUT = 100 mA VOUT = 2.5 V VEE = 0 V
VCC = 15 TO 30 V 3 VCC = 15 TO 30 V 3
VEE = 0 V VEE = 0 V
0.15
2 2
0.10

1 1
0.05 100 °C
25 °C
-40 °C
0 0 0
-40 -20 0 20 40 60 80 100 -40 -20 0 20 40 60 80 100 0 0.5 1.0 1.5 2.0 2.5
TA – TEMPERATURE – °C TA – TEMPERATURE – °C IOL – OUTPUT LOW CURRENT – A

Figure 4. VOL vs. temperature. Figure 5. IOL vs. temperature. Figure 6. VOL vs. IOL.
HCPL-3120 fig 4-new HCPL-3120 fig 5-new HCPL-3120 fig 6

3.5 3.5
ICCH ICCH
ICC – SUPPLY CURRENT – mA

ICC – SUPPLY CURRENT – mA

ICCL ICCL
3.0 3.0

2.5 2.5

VCC = 30 V IF = 10 mA for ICCH

2.0 VEE = 0 V 2.0 IF = 0 mA for ICCL
IF = 10 mA for ICCH TA = 25 °C
IF = 0 mA for ICCL VEE = 0 V
1.5 1.5
-40 -20 0 20 40 60 80 100 15 20 25 30
TA – TEMPERATURE – °C VCC – SUPPLY VOLTAGE – V

Figure 7. ICC vs. temperature. Figure 8. ICC vs. VCC.

HCPL-3120 fig 7 HCPL-3120 fig 8

13
IFLH – LOW TO HIGH CURRENT THRESHOLD – mA

IFLH – LOW TO HIGH CURRENT THRESHOLD – mA

IFLH – LOW TO HIGH CURRENT THRESHOLD – mA

HCPL-3120 HCPL-J312 HCNW3120
5 5 5
VCC = 15 TO 30 V
VCC = 15 TO 30 V VCC = 15 TO 30 V
VEE = 0 V
4 OUTPUT = OPEN VEE = 0 V VEE = 0 V
4 4
OUTPUT = OPEN OUTPUT = OPEN

3 3 3

2 2 2

1 1 1

0 0 0
-40 -20 0 20 40 60 80 100 -40 -20 0 20 40 60 80 100 -40 -20 0 20 40 60 80 100
TA – TEMPERATURE – °C TA – TEMPERATURE – °C TA – TEMPERATURE – °C

Figure 9. IFLH vs. temperature.

HCPL-3120 fig 9a HCPL-3120 fig 9b-new HCPL-3120 fig 9c-new

500 500 500

IF = 10 mA VCC = 30 V, VEE = 0 V IF = 10 mA
TPLH
Tp – PROPAGATION DELAY – ns

Tp – PROPAGATION DELAY – ns
Tp – PROPAGATION DELAY – ns

TA = 25 °C Rg = 10 Ω, Cg = 10 nF VCC = 30 V, VEE = 0 V
TPHL
Rg = 10 Ω TA = 25 °C Rg = 10 Ω, Cg = 10 nF
400 Cg = 10 nF 400 DUTY CYCLE = 50% 400 DUTY CYCLE = 50%
DUTY CYCLE = 50% f = 10 kHz f = 10 kHz
f = 10 kHz

300 300 300

200 200 200

TPLH TPLH
TPHL TPHL
100 100 100
15 20 25 30 6 8 10 12 14 16 -40 -20 0 20 40 60 80 100
VCC – SUPPLY VOLTAGE – V IF – FORWARD LED CURRENT – mA TA – TEMPERATURE – °C

Figure 10. Propagation delay vs. VCC. Figure 11. Propagation delay vs. IF. Figure 12. Propagation delay vs. temperature.
HCPL-3120 fig 10 HCPL-3120 fig 11 HCPL-3120 fig 12

500 500
VCC = 30 V, VEE = 0 V VCC = 30 V, VEE = 0 V
Tp – PROPAGATION DELAY – ns

Tp – PROPAGATION DELAY – ns

TA = 25 °C TA = 25 °C
IF = 10 mA IF = 10 mA
400 Cg = 10 nF 400 Rg = 10 Ω
DUTY CYCLE = 50% DUTY CYCLE = 50%
f = 10 kHz f = 10 kHz
300 300

200 200
TPLH TPLH
TPHL TPHL
100 100
0 10 20 30 40 50 0 20 40 60 80 100
Rg – SERIES LOAD RESISTANCE – Ω Cg – LOAD CAPACITANCE – nF

Figure 13. Propagation delay vs. Rg. Figure 14. Propagation delay vs. Cg.
HCPL-3120 fig 13 HCPL-3120 fig 14

14
 30 HCPL-J312
35

25
VO – OUTPUT VOLTAGE – V

30

VO – OUTPUT VOLTAGE – V
20 25

20
15

15
10
10
5
5
0
0 1 2 3 4 5 0
0 1 2 3 4 5
IF – FORWARD LED CURRENT – mA
IF – FORWARD LED CURRENT – mA

Figure 15. Transfer characteristics.

HCPL-3120 fig 15
HCPL-3120 fig 15b

HCPL-3120 HCPL-J312/HCNW3120
1000 1000
TA = 25°C
TA = 25°C
IF – FORWARD CURRENT – mA
IF – FORWARD CURRENT – mA

100 100
IF IF

10 + 10 +
VF VF
– –
1.0 1.0

0.1 0.1

0.01 0.01

0.001 0.001
1.10 1.20 1.30 1.40 1.50 1.60 1.2 1.3 1.4 1.5 1.6 1.7
VF – FORWARD VOLTAGE – VOLTS VF – FORWARD VOLTAGE – VOLTS

Figure 16. Input current vs. forward voltage.

HCPL-3120 fig 16a

HCPL-3120 fig 16b

1 8
0.1 µF
+ 4V
2 7 –
IF = 7 to + VCC = 15
16 mA – to 30 V
3 6
IOH

4 5

Figure 17. IOH test circuit.

HCPL-3120 fig 17

15
 1 8 1 8
0.1 µF 0.1 µF
IOL
VOH
2 7 2 7
+ VCC = 15
– to 30 V IF = 7 to + VCC = 15
16 mA – to 30 V
3 6 2.5 V + 3 6
–
100 mA

4 5 4 5

Figure 18. IOL Test circuit. Figure 19. VOH Test circuit.

HCPL-3120 fig 18 HCPL-3120 fig 19

1 8 1 8
0.1 µF 0.1 µF
100 mA
2 7 2 7
+ VCC = 15 IF + VCC = 15
– to 30 V VO > 5 V – to 30 V
3 6 3 6
VOL

4 5 4 5

Figure 20. VOL Test circuit. Figure 21. IFLH Test circuit.

HCPL-3120 fig 20 HCPL-3120 fig 21

1 8
0.1 µF

2 7

IF = 10 mA + VCC
VO > 5 V –
3 6

4 5

Figure 22. UVLO test circuit.

HCPL-3120 fig 22

16
 1 8
0.1 µF IF
IF = 7 to 16 mA VCC = 15
+ to 30 V
2 7 –
500 Ω tr tf
+ VO
10 KHz – 90%
50% DUTY 3 6 10 Ω
CYCLE 50%
10 nF VOUT 10%
4 5
tPLH tPHL

Figure 23. tPLH, tPHL, tr, and tf test circuit and waveforms.

HCPL-3120 fig 23

VCM
δV VCM
1 8 =
IF δt ∆t
A 0.1 µF
0V
2 7
B
+ + ∆t
5V VO –
–
VCC = 30 V
3 6 VOH
VO

SWITCH AT A: IF = 10 mA
4 5
VO VOL

SWITCH AT B: IF = 0 mA
+
–

VCM = 1500 V

Figure 24. CMR test circuit and waveforms.

HCPL-3120 fig 24

17
Applications Information
Eliminating Negative IGBT Gate Drive (Discussion applies 3120 on a small PC board directly above the IGBT) can
to HCPL-3120, HCPL-J312, and HCNW3120) eliminate the need for negative IGBT gate drive in many
applica­tions as shown in Figure 25. Care should be taken
To keep the IGBT firmly off, the HCPL-3120 has a very
with such a PC board design to avoid routing the IGBT
low maximum VOL specification of 0.5 V. The HCPL-3120
collector or emitter traces close to the HCPL-3120 input
realizes this very low VOL by using a DMOS transistor
as this can result in unwanted coupling of transient
with 1 Ω (typical) on resistance in its pull down circuit.
signals into the HCPL-3120 and degrade performance. (If
When the HCPL-3120 is in the low state, the IGBT gate
the IGBT drain must be routed near the HCPL-3120 input,
is shorted to the emitter by Rg + 1 Ω. Minimizing Rg
then the LED should be reverse-biased when in the off
and the lead inductance from the HCPL-3120 to the
state, to prevent the transient signals coupled from the
IGBT gate and emitter (possibly by mounting the HCPL-
IGBT drain from turning on the HCPL‑3120.)

+5 V HCPL-3120
1 8
VCC = 18 V + HVDC
270 Ω 0.1 µF +
–
2 7
Rg

CONTROL Q1 3-PHASE
INPUT 3 6 AC

74XXX
OPEN 4 5
COLLECTOR
Q2 - HVDC

Figure 25. Recommended LED drive and application circuit.

HCPL-3120 fig 25

18
Selecting the Gate Resistor (Rg) to Minimize IGBT For the circuit in Figure 26 with IF (worst case) =
Switching Losses. (Discussion applies to HCPL-3120, 16 mA, Rg = 8 Ω, Max Duty Cycle = 80%, Qg = 500 nC, 
HCPL-J312 and HCNW3120) f = 20 kHz and TA max = 85 °C:
Step 1: Calculate Rg Minimum from the IOL Peak Specifica­ PE = 16 mA • 1.8 V • 0.8 = 23 mW
tion. The IGBT and Rg in Figure 26 can be analyzed as a PO = 4.25 mA • 20 V + 5.2 µ J • 20 kHz
simple RC circuit with a voltage supplied by the HCPL-
3120.   = 85 mW + 104 mW
(VCC – VEE - VOL)    = 189 mW > 178 mW (PO(MAX) @ 85°C
Rg ≥ ———————
   IOLPEAK    = 250 mW-15C*4.8 mW/C)
 
(VCC – VEE - 2 V) 
= ———————   The value of 4.25 mA for ICC in the previous equation was
  IOLPEAK 
  obtained by derating the ICC max of 5 mA (which occurs
 
(15 V + 5 V - 2 V)  at -40°C) to ICC max at 85C (see Figure 7).
= ———————
   2.5 A 
  Since PO for this case is greater than PO(MAX), Rg must be
 
= 7.2 Ω @ 8 Ω  increased to reduce the HCPL-3120 power dissipation.
The VOL value of 2 V in the pre­vious equation is a con-
servative value of VOL at the peak current of 2.5A (see PO(SWITCHING MAX)   
Figure 6). At lower Rg values the voltage supplied by = PO(MAX) - PO(BIAS)
the HCPL-3120 is not an ideal voltage step. This results
  = 178 mW - 85 mW
in lower peak currents (more margin) than predicted by
this analysis. When negative gate drive is not used VEE in = 93 mW
 
the previous equation is equal to zero volts.  PO(SWITCHINGMAX) 
ESW(MAX) = ­­­ ——————— 
Step 2: Check the HCPL-3120 Power Dissipation and     f 
 
Increase Rg if Necessary. The HCPL-3120 total power  
93 mW 
dissipa­tion (PT ) is equal to the sum of the emitter power = ———— = 4.65 µW 
(PE) and the output power (PO):   20 kHz

PT = PE + PO
For Qg = 500 nC, from Figure 27, a value of ESW = 4.65 µW
PE = IF • VF · Duty Cycle gives a Rg = 10.3 Ω.
PO = PO(BIAS) + PO (SWITCHING)
  = ICC • (VCC - VEE)+ ESW(RG, QG) • f

+5 V HCPL-3120
1 8
VCC = 15 V + HVDC
270 Ω 0.1 µF +
–
2 7
Rg

CONTROL Q1 3-PHASE
3 6 AC
INPUT VEE = -5 V
+
–
74XXX
OPEN 4 5
COLLECTOR
Q2 - HVDC

Figure 26. HCPL-3120 typical application circuit with negative IGBT gate drive.

HCPL-3120 fig 26

19
Thermal Model (Discussion applies to HCPL-3120, HCPL-
J312 and HCNW3120)
The steady state thermal model for the HCPL-3120 is PE Parameter    Description
shown in Figure 28. The thermal resistance values given
in this model can be used to calculate the tempera­tures IF LED Current
at each node for a given operating condition. As shown VF LED On Voltage
by the model, all heat generated flows through qCA which
Duty Cycle Maximum LED Duty Cycle
raises the case temperature TC accordingly. The value
of qCA depends on the conditions of the board design
and is, therefore, determined by the designer. The value PO Parameter Description
of qCA = 83°C/W was obtained from thermal measure­
ments using a 2.5 x 2.5 inch PC board, with small traces ICC Supply Current
(no ground plane), a single HCPL-3120 soldered into the VCC Positive Supply Voltage
center of the board and still air. The absolute maximum
VEE Negative Supply Voltage
power dissipation derating specifica­tions assume a
qCAvalue of 83°C/W. ESW(Rg,Qg) Energy Dissipated in the HCPL-3120 
for each IGBT Switching Cycle
From the thermal mode in Figure 28 the LED and detector (See Figure 27)
IC junction temperatures can be expressed as:
f Switching Frequency

TJE = PE @ (qLC||(qLD + qDC) + qCA)

     qLC * qDC
Esw – ENERGY PER SWITCHING CYCLE – µJ

14
+ PD •(——————— + qCA) + TA Qg = 100 nC
       qLC + qDC + qLD 12 Qg = 500 nC
Qg = 1000 nC
10
      qLC • qDC VCC = 19 V
TJD = PE (——————— + qCA) 8 VEE = -9 V
        qLC + qDC + qLD
6

+ PD • (qDC||(qLD + qLC) + qCA) + TA 4

2
Inserting the values for qLC and qDC shown in Figure 28
gives: 0
0 10 20 30 40 50

TJE = PE • (256°C/W + qCA)  Rg – GATE RESISTANCE – Ω

  + PD • (57°C/W + qCA) + TA 

TJD = PE • (57°C/W + qCA)  Figure 27. Energy dissipated in the HCPL-3120 for each IGBT switching
  + PD • (111°C/W + qCA) + TA cycle. HCPL-3120 fig 27

For example, given PE = 45 mW, PO = 250 mW, TA = 70°C

and qCA = 83°C/W:
TJE = PE • 339°C/W + PD • 140°C/W + TA 
   = 45 mW • 339°C/W + 250 mW 
     • 140°C/W + 70°C = 120°C

TJD = PE • 140°C/W + PD • 194°C/W + TA 

  = 45 mW • 140°C/W + 250 mW • 194°C/W + 70°C = 125°C
TJE and TJD should be limited to 125°C based on the
board layout and part placement (qCA) specific to the ap-
plication.

20
 θLD = 442 °C/W TJE = LED junction temperature 
TJE TJD TJD T=
JEdetector IC junction
= LED JUNCTION temperature 
TEMPERATURE
TC TT= = DETECTOR IC JUNCTION TEMPERATURE
JDcase temperature measured at the center of the package bottom 
θLC = 467 °C/W θDC = 126 °C/W C = CASE TEMPERATURE MEASURED AT THE
TC
qLC = LED-to-case
CENTER OF THEthermal
PACKAGEresistance 
BOTTOM
qLD θ=
LC LED-to-detector thermal
= LED-TO-CASE THERMAL resistance 
RESISTANCE
θLD = LED-TO-DETECTOR THERMAL RESISTANCE
θCA = 83 °C/W* qDC θ= detector-to-case thermal resistance 
DC = DETECTOR-TO-CASE THERMAL RESISTANCE
qCA θ=
CAcase-to-ambient
= CASE-TO-AMBIENT thermal
THERMAL resistance 
RESISTANCE
*θ WILL DEPEND ON THE BOARD DESIGN AND
TA
*qCACA willTHE
depend on the board design
PLACEMENT OF THE PART. and the placement of the part.

Figure 28. Thermal model.

LED Drive Circuit Considerations for Ultra High CMR Per-

formance. (Discussion applies to HCPL-3120, HCPL-J312,
HCPL-3120 fig 28
and HCNW3120)
Without a detector shield, the dominant cause of op- perturbations in the LED current during common mode
tocoupler CMR failure is capacitive coupling from the transients and becomes the major source of CMR failures
input side of the optocoupler, through the package, to for a shielded optocoupler. The main design objective of
the detector IC as shown in Figure 29. The HCPL-3120 a high CMR LED drive circuit becomes keeping the LED
improves CMR perform-ance by using a detector IC with in the proper state (on or off ) during common mode
an optically transparent Faraday shield, which diverts the transients. For example, the recommended application
capaci­tively coupled current away from the sensitive IC circuit (Figure 25), can achieve 25 kV/µs CMR while mini-
circuitry. How­ever, this shield does not eliminate the ca- mizing component complexity.
pacitive coupling between the LED and optocoup­ler pins
Techniques to keep the LED in the proper state are
5-8 as shown in Figure 30. This capacitive coupling causes
discussed in the next two sections.

1 8 1 CLEDO1 8

CLEDP CLEDP
2 7 2 7

CLEDO2

3 6 3 6
CLEDN CLEDN

4 5 4 5
SHIELD

Figure 29. Optocoupler input to output capacitance model for unshielded Figure 30. Optocoupler input to output capacitance model for shielded
optocouplers. optocouplers.

HCPL-3120 fig 29 HCPL-3120 fig 30

21
CMR with the LED On (CMRH).
A high CMR LED drive circuit must keep the LED on during RSAT and VSAT of the logic gate. As long as the low state
common mode transients. This is achieved by overdriv- voltage developed across the logic gate is less than
ing the LED current beyond the input threshold so that VF(OFF), the LED will remain off and no common mode
it is not pulled below the threshold during a transient. failure will occur.
A minimum LED cur­rent of 10 mA provides adequate
The open collector drive circuit, shown in Figure 32,
margin over the maximum IFLH of 5 mA to achieve 25 kV/
cannot keep the LED off during a +dVcm/dt transient,
µs CMR.
since all the current flowing through CLEDN must be
CMR with the LED Off (CMRL). supplied by the LED, and it is not recommended for
applica-tions requiring ultra high CMRL performance.
A high CMR LED drive circuit must keep the LED off Figure 33 is an alternative drive circuit which, like the rec-
(VF ≤ VF(OFF)) during common mode transients. For ommended applica-tion circuit (Figure 25), does achieve
example, during a -dVcm/dt transient in Figure 31, the ultra high CMR performance by shunting the LED in the
current flowing through CLEDP also flows through the off state.

+5 V 1 8
0.1
CLEDP µF +
– VCC = 18 V
+ 2 7
1 8
ILEDP
VSAT +5 V
–
CLEDP
3 6 ••• 2 7
CLEDN
Rg

4 5 •••
SHIELD 3 6
Q1 CLEDN

ILEDN
* THE ARROWS INDICATE THE DIRECTION 4 5
OF CURRENT FLOW DURING –dVCM/dt. SHIELD

+ –
VCM

Figure 31. Equivalent circuit for figure 25 during common mode transient. Figure 32. Not recommended open collector drive circuit.

HCPL-3120 fig 31

14 HCPL-3120 fig 32

12
VO – OUTPUT VOLTAGE – V

1 8 (12.3, 10.8)
10
+5 V (10.7, 9.2)
CLEDP 8
2 7
6

3 6 4
CLEDN

2
4 5 (10.7, 0.1) (12.3, 0.1)
SHIELD 0
0 5 10 15 20
(VCC - VEE ) – SUPPLY VOLTAGE – V

Figure 33. Recommended LED drive circuit for ultra-high CMR. Figure 34. Under voltage lock out.
HCPL-3120 fig 34

HCPL-3120 fig 33

22
Under Voltage Lockout Feature. (Discussion applies to IPM Dead Time and Propagation Delay Specifications.
HCPL-3120, HCPL-J312, and HCNW3120) (Discussion applies to HCPL-3120, HCPL-J312, and
The HCPL-3120 contains an under voltage lockout (UVLO) HCNW3120)
feature that is designed to protect the IGBT under fault The HCPL-3120 includes a Propagation Delay Difference
conditions which cause the HCPL-3120 supply voltage (PDD) specification intended to help designers minimize
(equivalent to the fully-charged IGBT gate voltage) to “dead time” in their power inverter designs. Dead time
drop below a level necessary to keep the IGBT in a low re- is the time period during which both the high and low
sistance state. When the HCPL-3120 output is in the high side power transistors (Q1 and Q2 in Figure 25) are off.
state and the supply voltage drops below the ­ HCPL- Any overlap in Q1 and Q2 conduction will result in large
3120 VUVLO– threshold (9.5 < VUVLO– < 12.0) the opto­ currents flowing through the power devices between
coupler output will go into the low state with a typical the high and low voltage motor rails.
delay, UVLO Turn Off Delay, of 0.6 µs.
When the HCPL-3120 output is in the low state and
the supply voltage rises above the HCPL-3120 VUVLO+
threshold (11.0 < VUVLO+ < 13.5) the optocoupler output
will go into the high state (assumes LED is “ON”) with a
typical delay, UVLO Turn On Delay of 0.8 µs.
ILED1
ILED1

VOUT1
VOUT1 Q1 ON
Q1 ON Q1 OFF
Q1 OFF

Q2 ON
Q2 ON
Q2 OFF
Q2 OFF VOUT2
VOUT2

ILED2 ILED2
tPHL MAX
tPHL MIN
tPHL MAX tPLH MIN
tPLH PDD* MAX = (tPHL- tPLH)MAX = tPHL MAX - tPLH MIN
MIN
tPLH MAX *PDD = PROPAGATION DELAY DIFFERENCE
(tPHL-tPLH) MAX NOTE: FOR PDD CALCULATIONS THE PROPAGATION DELAYS
ARE TAKEN AT THE SAME TEMPERATURE AND TEST CONDITIONS.
PDD* MAX

MAXIMUM DEAD TIME

(DUE TO OPTOCOUPLER) Figure 35. Minimum LED skew for zero dead time.
= (tPHL MAX - tPHL MIN) + (tPLH MAX - tPLH MIN)
= (tPHL MAX - tPLH MIN) – (tPHL MIN - tPLH MAX)
= PDD* MAX – PDD* MIN

*PDD = PROPAGATION DELAY DIFFERENCE HCPL-3120 fig 35

NOTE: FOR DEAD TIME AND PDD CALCULATIONS ALL PROPAGATION
DELAYS ARE TAKEN AT THE SAME TEMPERATURE AND TEST CONDITIONS.

Figure 36. Waveforms for dead time.

HCPL-3120 fig 36

23
To minimize dead time in a given design, the turn on of dead time will be. The maximum dead time is equivalent
LED2 should be delayed (relative to the turn off of LED1) to the difference between the maximum and minimum
so that under worst-case con-ditions, transistor Q1 has propa­ga­tion delay difference specifica­tions as shown in
just turned off when transistor Q2 turns on, as shown in Figure 36. The maximum dead time for the HCPL-3120 is
Figure 35. The amount of delay necessary to achieve this 700 ns (= 350 ns - (-350 ns)) over an operating tempera-
condi­tions is equal to the maximum value of the propa- ture range of -40°C to 100°C.
gation delay difference specification, PDDMAX, which is
Note that the propagation delays used to calculate PDD
specified to be 350 ns over the operating temperature
and dead time are taken at equal tempera­tures and test
range of ‑40°C to 100°C.
conditions since the optocouplers under consider­ation
Delaying the LED signal by the maximum propagation are typically mounted in close proximity to each other
delay difference ensures that the minimum dead time is and are switching identical IGBTs.
zero, but it does not tell a designer what the maximum

HCPL-3120 OPTION 060éHCPL-J312 HCNW3120

OUTPUT POWER – PS, INPUT CURRENT – IS
OUTPUT POWER – PS, INPUT CURRENT – IS

800 1000
PS (mW) PS (mW)
700 900 IS (mA)
IS (mA) FOR HCPL-3120
OPTION 060 800
600 IS (mA) FOR HCPL-J312
700
500
600
400 500

300 400
300
200
200
100
100
0 0
0 25 50 75 100 125 150 175 200 0 25 50 75 100 125 150 175
TS – CASE TEMPERATURE – °C TS – CASE TEMPERATURE – °C

Figure 37. Thermal derating curve, dependence of safety limiting value with case temperature per IEC/EN/DIN EN 60747-5-2.
HCPL-3120 fig 37a HCPL-3120 fig 37b

For product information and a complete list of distributors, please go to our website: www.avagotech.com

Avago, Avago Technologies, and the A logo are trademarks of Avago Technologies in the United States and other countries.
Data subject to change. Copyright © 2005-2008 Avago Technologies. All rights reserved. Obsoletes AV01-0622EN
AV02-0161EN - July 4, 2008