Scribd
Upload
47 views

History & Organization Of A Μp Based System: Mr. Ramesh C R Asst. Professor, Doece, Vast

The document discusses the history and organization of microprocessor-based systems. It defines microprocessors and describes their evolution from first to fourth generation. It also explains the typical components of a microprocessor-based system including the microprocessor, memory, I/O ports, and bus system.

Uploaded by

voxov
Copyright
© © All Rights Reserved
Available Formats
Download as PDF, TXT or read online on Scribd
47 views

History & Organization Of A Μp Based System: Mr. Ramesh C R Asst. Professor, Doece, Vast

The document discusses the history and organization of microprocessor-based systems. It defines microprocessors and describes their evolution from first to fourth generation. It also explains the typical components of a microprocessor-based system including the microprocessor, memory, I/O ports, and bus system.

Uploaded by

voxov
Copyright
© © All Rights Reserved
Available Formats
Download as PDF, TXT or read online on Scribd
You are on page 1/ 15

History & Organization of a μP

based system
Mr. Ramesh C R
Asst. Professor, DoECE, VAST
Definition of uP
1. The microprocessor is nothing but the CPU and it is an essential component of the
computer.
2. It is a silicon chip that comprises millions of transistors and other electronic
components that process millions of instructions per second.
3. It is a VLSI PLD on a single silicon IC, which under the control of a stored
program in memory capable of performing mathemetical, logical and decision
making operations and also communicates with the outside world through the I/O
ports.

7/22/2019 EC305 - Mr. Ramesh C R, Asst. Professor, ECED, VAST 2


Types of uP

7/22/2019 EC305 - Mr. Ramesh C R, Asst. Professor, ECED, VAST 3


Evolution of uP

7/22/2019 EC305 - Mr. Ramesh C R, Asst. Professor, ECED, VAST 4


1st Generation uPs

7/22/2019 EC305 - Mr. Ramesh C R, Asst. Professor, ECED, VAST 5


2nd Generation uPs

7/22/2019 EC305 - Mr. Ramesh C R, Asst. Professor, ECED, VAST 6


3rd Generation uPs

7/22/2019 EC305 - Mr. Ramesh C R, Asst. Professor, ECED, VAST 7


4th Generation uPs

7/22/2019 EC305 - Mr. Ramesh C R, Asst. Professor, ECED, VAST 8


uP Based System

Address Bus

Input
Memory Devices Output
μP Devices

Data bus

Control Bus

7/22/2019 EC305 - Mr. Ramesh C R, Asst. Professor, ECED, VAST 9


uP Based System (contd..)

 A uP based system can be synonymously called as Microcomputer system.


 Its consists of 4 major elements;
 Microprocessor
 Memory
 I/O ports
 Bus System

7/22/2019 EC305 - Mr. Ramesh C R, Asst. Professor, ECED, VAST 10


Microprocessor
 A group of devices that can perform several functions with the

necessary set of control signals - also termed as Central Processing

Unit.

 Major functions performed can be classified as;

 Microprocessor - initiated operations

 Internal operations

 Peripheral operations

7/22/2019 EC305 - Mr. Ramesh C R, Asst. Professor, ECED, VAST 11


Memory
 It serves as the essential component of a microcomputer system which
stores binary data & instructions for the microprocessor.

7/22/2019 EC305 - Mr. Ramesh C R, Asst. Professor, ECED, VAST 12


I/O ports
 Those lines on the microprocessor through which MPU
communicates with the outside world.
 MPU accepts binary data as input from these devices, which is
facilitated using A/D converters.
 MPU sends binary data to these devices and hence for proper view of
the data on the I/O device sometimes D/A conversion has to be
performed.

7/22/2019 EC305 - Mr. Ramesh C R, Asst. Professor, ECED, VAST 13


Bus System
 The group of lines through which electrical signals (1 or 0) or those
that carries data,address or control signals are known as BUS.
 The collection of such buses is known as BUS System.
 Basically a bus system consists of ;
 Address Bus
 Data Bus
 Control Bus

7/22/2019 EC305 - Mr. Ramesh C R, Asst. Professor, ECED, VAST 14


A Real μP based System
Data Bus

D
I
Key Displ S
Key board ay
μP ROM RAM P
board Interfa Inter-
ce face L
A
Y

Address Bus

Control Bus (Sync, Chip Select, Enable)

7/22/2019 EC305 - Mr. Ramesh C R, Asst. Professor, ECED, VAST 15

You might also like