Scribd
Upload
108 views

Programmable Logic Array - Wikipedia

A programmable logic array (PLA) is a programmable logic device used to implement combinational logic circuits. It has programmable AND and OR gate planes that can be configured to synthesize a large number of logic functions in sum-of-products form. PLAs were an early programmable logic device developed by Texas Instruments in 1970 using a mask-programmable integrated circuit. PLAs differ from other programmable logic devices in that both the AND and OR gate planes are programmable.

Uploaded by

SHOBIYA.K
Copyright
© © All Rights Reserved
Available Formats
Download as PDF, TXT or read online on Scribd
108 views

Programmable Logic Array - Wikipedia

A programmable logic array (PLA) is a programmable logic device used to implement combinational logic circuits. It has programmable AND and OR gate planes that can be configured to synthesize a large number of logic functions in sum-of-products form. PLAs were an early programmable logic device developed by Texas Instruments in 1970 using a mask-programmable integrated circuit. PLAs differ from other programmable logic devices in that both the AND and OR gate planes are programmable.

Uploaded by

SHOBIYA.K
Copyright
© © All Rights Reserved
Available Formats
Download as PDF, TXT or read online on Scribd
You are on page 1/ 11

Programmable logic

array

PLA schematic example


A programmable logic array (PLA) is a
kind of programmable logic device used to
implement combinational logic circuits.
The PLA has a set of programmable AND
gate planes, which link to a set of
programmable OR gate planes, which can
then be conditionally complemented to
produce an output. It has 2N AND Gates
for N input variables, and for M outputs
from PLA, there should be M OR Gates,
each with programmable inputs from all of
the AND gates. This layout allows for a
large number of logic functions to be
synthesized in the sum of products
canonical forms.
PLAs differ from Programmable Array
Logic devices (PALs and GALs) in that
both the AND and OR gate planes are
programmable.

History
In 1970, Texas Instruments developed a
mask-programmable IC based on the IBM
read-only associative memory or ROAM.
This device, the TMS2000, was
programmed by altering the metal layer
during the production of the IC. The
TMS2000 had up to 17 inputs and 18
outputs with 8 JK flip flop for memory. TI
coined the term Programmable Logic Array
for this device.[1]

Implementation procedure
1. Preparation in SOP (sum of products)
form.
2. Obtain the minimum SOP form to
reduce the number of product terms
to a minimum.
3. Decide the input connection of the
AND matrix for generating the
required product term.
4. Then decide the input connections of
OR matrix to generate the sum terms.
5. Decide the connections of invert
matrix.
6. Program the PLA.

PLA block diagram:

3RD
1ST BLOCK 2ND BLOCK 4TH BLOCK 5TH BLOCK
BLOCK

INPUT AND OR INVERT/ NON INVERT FLIP FLOP OUTPUT


BUFFER MATRIX MATRIX MATRIX BUFFER

Advantages over read-only


memory
The desired outputs for each combination
of inputs could be programmed into a
read-only memory, with the inputs being
loaded onto the address bus and the
outputs being read out as data. However,
that would require a separate memory
location for every possible combination of
inputs, including combinations that are
never supposed to occur, and also
duplicating data for "don't care" conditions
(for example, logic like "if input A is 1, then,
as far as output X is concerned, we don't
care what input B is": in a ROM this would
have to be written out twice, once for each
possible value of B, and as more "don't
care" inputs are added, the duplication
grows exponentially); therefore, a
programmable logic array can often
implement a piece of logic using fewer
transistors than the equivalent in read-only
memory. This is particularly valuable when
it is part of a processing chip where
transistors are scarce (for example, the
original 6502 chip contained a PLA to
direct various operations of the
processor[2]).

Applications
One application of a PLA is to implement
the control over a datapath. It defines
various states in an instruction set, and
produces the next state (by conditional
branching). [e.g. if the machine is in state
2, and will go to state 4 if the instruction
contains an immediate field; then the PLA
should define the actions of the control in
state 2, will set the next state to be 4 if the
instruction contains an immediate field,
and will define the actions of the control in
state 4]. Programmable logic arrays
should correspond to a state diagram for
the system.

Other commonly used programmable logic


devices are PAL, CPLD and FPGA.

Note that the use of the word


"programmable" does not indicate that all
PLAs are field-programmable; in fact many
are mask-programmed during
manufacture in the same manner as a
mask ROM. This is particularly true of
PLAs that are embedded in more complex
and numerous integrated circuits such as
microprocessors. PLAs that can be
programmed after manufacture are called
FPGA (Field-programmable gate array), or
less frequently FPLA (Field-programmable
logic array)..

The Commodore 64 home computer


released in 1982 used a "906114-01 PLA"
to handle system signals.[3]

See also
Programmable logic device
Field-programmable gate array
Gate array
Programmable array logic

References
1. Andres, Kent (October 1970). A Texas
Instruments Application Report: MOS
programmable logic arrays. Texas
Instruments. Bulletin CA-158.
2. How MOS 6502 Illegal Opcodes really
work
3. arcadecomponents.com - Commodore
906114-01 64 PLA IC

External links
"Programmable Logic Array (PLA)" .
cmsc311. University of Maryland. 2003.
"PLA (programmable logic array)" . Java
Applet. University of Hamburg.

Retrieved from
"https://en.wikipedia.org/w/index.php?
title=Programmable_logic_array&oldid=909521140"

Last edited 4 days ago by an anony…

Content is available under CC BY-SA 3.0 unless


otherwise noted.

You might also like