TB3129

Signal Measurement Timer on PIC® Microcontrollers

Author: Ashutosh Tiwari

SMT ON PIC MICROCONTROLLER
Microchip Technology Inc. As shown in Figure 1, the SMT clock has five different
clock sources all derived from the internal oscillator,
namely FOSC, FOSC/4, HFINTOSC, LFINTOSC,
ABSTRACT MFINTOSC/16. The prescaler further reduces the
clock to smaller clock frequencies set using the control
This technical brief provides information about the
register. The SMT has two external inputs, SMT_signal
flexible and very useful Signal Measurement Timer
and SMT_window, which get their inputs either from
(SMT). The SMT is a 24-bit counter/timer with
the other on-chip peripherals like op amp, comparator,
advanced clock and gating logic and is available on a
CCP, or from the external pin. The SMT_signal is used
range of PIC® microcontrollers. It can measure a wide
to provide signal to be measured by the SMT. The
variety of digital signal parameters such as pulse width,
SMT_window is used as another signal source to
frequency, duty cycle and time difference between the
measure the time difference, either as an event signal
edges of two signals.
or as a clock in Counter mode, etc.
Table 1 shows various modes of operation of SMT.
Selecting between the modes and input clock
resources is accomplished by setting or clearing the
bits in SMT control registers. For more details on SMT
and selecting between modes of operation, refer to the
respective device data sheet.

FIGURE 1: SMT BLOCK DIAGRAM

Period Latch
Set SMTxPRAIF
SMT_window SMT
Clock SMTxPR
Sync
Circuit
Control Set SMTxIF
Logic Comparator
SMT_signal SMT
Clock
Sync
Circuit

24-bit
Reset SMTxCPR
Buffer

Enable SMTxTMR 24-bit

SMTxCPW
Reserved 111 Buffer

AT1_perclk 110 Window Latch

Set SMTxPWAIF
MFINTOSC 101
MFINTOSC/16 100
Prescaler
LFINTOSC 011
HFINTOSC 010
FOSC/4 001
FOSC 000

SMTxCLK<2:0>

 2015 Microchip Technology Inc. DS90003129A-page 1

TB3129
The SMT GO bit has to be set to start the timer. The
SMT GO bit, the SMT signal input and the SMT window TABLE 1: SMT MODES OF OPERATION
input are synchronized to the SMT clock. This synchro-
nization requires one to two clock cycles, as shown in Mode Modes of Operation
Figure 2. The synchronized signals (SMTxSIG_sync, 0000 Timer
SMTxWIN_sync, SMTxGO_sync) are used by the SMT 0001 Gated Timer
further for timing and measurement.
0010 Period and Duty Cycle Acquisition
0011 High and Low-Time Measurement
0100 Windowed Measurement
0101 Gated Windowed Measurement Mode
0110 Time of Flight
0111 24-Bit Capture
1000 24-Bit Counter
1001 Gated Counter
1010 Windowed Counter

FIGURE 2: SMT SIGNAL SYNCHRONIZATION

SMTxCLK

SMTxSIG
sync
SMTxSIG_sync

SMTxWIN
sync
SMTxWIN_sync

SMTxGO
sync
SMTxGO_sync

The SMTxTMR register counts for the timer and these inputs active-low signals with the falling edge as
SMTxPR register holds the count for comparison. The the trigger point). The SMTxPS bits in SMTxCON0
SMTxCPR and SMTxCPW are the SMT capture period select the clock prescaler.
and SMT capture pulse-width registers used to capture The SMTxGO bit in the SMTxCON1 register acts as a
the timer register value on any SMT signal event. run control bit for the Timer (i.e., setting it will start the
timer counter operation). The REPEAT bit in
Modes of operation SMTxCON1, if set, repeats the acquisition until
stopped by software using the SMTxGO bit and, if the
The SMTxCON0 register contains an Enable bit to
bit is reset, the SMT peripheral will perform the
enable or disable the SMT. Enabling will supply power
acquisition one time and stop. The MODE bits in
to the SMT peripheral. The STP bit in SMTxCON0, if
SMTxCON1 select the mode of operation for the SMT
set, will generate an overflow interrupt when
listed in Table 1.
SMTxTMR is equal to SMTxPR, and if reset, the
SMTxTMR will overflow for a whole 24-bit count in
SMTxTMR with the corresponding overflow interrupt.
The WPOL, SPOL and CPOL bits in SMTxCON0 select
the active state of SMT_window, SMT_signal and SMT
clock input, respectively (i.e., setting them will make

DS90003129A-page 2  2015 Microchip Technology Inc.

 TB3129
The SMTxSTAT register is the SMT status register. The The SMTxCLK register selects the clock input for the
CPRUP bit is used to update the SMT period and SMT peripheral, as shown in Figure 1. The SMTxWIN
captured period register and the CPWUP bit is to and SMTxSIG registers select the window and signal
update the SMT captured pulse-width register. This input for SMT_window and SMT_signal. The
requires setting these bits in software. The RST bit, if SMTxTMR register is a SMT timer counter register
set, requests the reset of the SMT timer counter used for up counting. The SMTxCPW and SMTxCPR
register (SMTxTMR). The TS bit is a status bit; if set, it are the SMT captured pulse-width register and SMT
states that the SMT timer is incrementing and, if reset, captured period register to store the value of
it states the SMT timer is not incrementing. The WS bit SMTxTMR on signal events from the SMT inputs. The
states if the SMT window input is open when set; if SMTxPR register is the SMT period register to hold the
reset, it states that the SMT window is closed. The AS maximum count for the SMT up to counter the value of
bit determines that the SMT acquisition is in progress which is matched after every increment to SMTxTMR,
when set and not in progress when reset. and if matched, the period match interrupt is generated.
The SMT has 11 modes for signal measurement, as
described briefly below:
1. Timer
The Timer mode is a simple timer operation with timing
value of 24-bit. This mode is similar to the Timer mode
of Timer0 or Timer1.

FIGURE 3: TIMER MODE

SMTxCLK

SMTxGO

SMTxPR 7
SMTxTMR 0 1 2 3 4 5 6 7 1 2 3 4 5
SMTxIF

2. Gated Timer timer value is captured whenever the input signal goes
low or OFF in captured pulse-width register
In this mode, the signal is provided on SMT_signal
(SMTxCPW) with corresponding interrupt generated.
input and only the high or ON time of the signal is
measured cumulatively while the timer is running. The

FIGURE 4: GATED TIMER MODE

SMTxCLK

SMTxGO

SMTxSIG

SMTxTMR 0 1 2 3 4 5 6

SMTxCPW 4 6

SMTxPWAIF

This mode can be used to find the total time for which
equipment with a feedback control system is in
operation. For example, to measure the total power
consumption of a compressor motor of a refrigerator or
a power supply for a consumer electronic equipment
over a particular period.

 2015 Microchip Technology Inc. DS90003129A-page 3

TB3129
3. Period and Duty Cycle Measurement period register (SMTxCPR) is updated with the current
The Period and Duty Cycle acquisition mode is capable value of the timing register (SMTxTMR) and the timing
of detecting rising and falling edge events and register (SMTxTMR) is reset. Individual interrupts are
measuring the period and duty cycle of an input signal generated for each capture event. The selection of
on the SMT signal input pin. The timing register edge-to-start counting is programmable through the
(SMTxTMR) starts incrementing when a rising edge SMT control register. Setting the WPOL and SPOL bits
event is detected on SMT signal input in the SMTxCON0 register to ‘0’ will enable rising edge
(SMTxSIG_sync), with the GO bit (SMTxGO) set. control, while setting them to ‘1’ will enable falling edge
When a falling edge event occurs, the captured pulse- control. The timing diagram for this mode is shown in
width register (SMTxCPW) is updated with the current Figure 3.
value of the timing register (SMTxTMR). On the next
rising edge event on the SMT signal input, the captured

FIGURE 5: PERIOD AND DUTY CYCLE MODE (SINGLE ACQUISITION)

SMTxCLK

SMTxGO

SMTxSIG

SMTxTMR 0 1 2 3 4 5 6 0

SMTxCPW 3

SMTxCPR 6

SMTxPWAIF

SMTxPRAIF

Counting starts after Duty capture with Period capture

SMTxGO and SMTxSIG interrupt with interrupt
(SMTxCPW) (SMTxCPR)
rising edge

This mode can be used to find the characteristics of a 4. High and Low Measurement
carrier signal on the receiver side of a communication This mode is similar to Period and Duty Cycle
system and demodulate signal with the help of a measurement mode. The difference in this mode is that
comparator and other peripherals. This can also be the timer count value resets on every signal edge and
used for the signal measurement mode in a simple restarts from ‘0’.
oscilloscope.

FIGURE 6: HIGH AND LOW MEASUREMENT MODE (SINGLE ACQUISITION)

SMTxCLK

SMTxGO

SMTxSIG

SMTxTMR 0 1 2 3 1 2 3 0

SMTxCPW 3

SMTxCPR 3

SMTxPWAIF

SMTxPRAIF

DS90003129A-page 4  2015 Microchip Technology Inc.

 TB3129
5. Windowed Measurement captured into the capture period register with
This mode measures the window duration of the corresponding interrupt being generated. The selection
SMTxWIN input. The timer starts counting on the rising of edge-to-start counting is programmable through the
edge and keeps counting until next successive rising SMT control register.
edge. The timer then resets and the timer value is

FIGURE 7: WINDOWED MEASUREMENT MODE (SINGLE ACQUISITION)

SMTxCLK

SMTxGO

SMTxWIN

SMTxTMR 0 1 2 3 4 5 6 7 0

SMTxCPR 7

SMTxPRAIF

6. Gated Windowed Measurement rising edge event on the SMT_window input, the SMT
captured period register is updated with the current
In Gated Window Measurement mode, the ON time of
value of the timer and the corresponding interrupt is
the SMT signal input (SMTxSIG) is measured between
generated. The timer also resets and restarts counting.
two consecutive rising edges of the SMT window input
(SMTxWIN) called the measurement window. On every

FIGURE 8: GATED WINDOWED MEASUREMENT MODE (SINGLE ACQUISITION)

Previous window End and New
Window Start
window start
SMTxCLK

SMTxGO

SMTxWIN

SMTxSIG

SMTxTMR 0 1 2 3 4 5 6

SMTxCPR 6

SMTxPRAIF
SMTxTMR halts and SMTxTMR is captured
SMTxTMR increments
hold count when in SMTxCPR with
when signal high
signal low interrupt

7. Time of Flight rising edge event on the SMT_signal input but there is
a second rising edge event on the SMT_window input,
In Time-of-Flight mode, the SMT measures the time
the timer will stop and the value of timer is captured into
between a window input event and a signal input event,
the capture pulse-width register with corresponding
that is the time between first rising edges of the window
interrupt generated. Setting the WPOL and SPOL bits
input (SMTxWIN) and the signal input (SMTxSIG). The
in the SMTxCON0 register to ‘0’ will enable rising edge
input edges can be configured either to be rising or
control and setting them to ‘1’ will enable falling edge
falling. The timer starts counting when the first rising
control. The time of flight restarts after this.
edge on the SMT_window input is detected. The timer
stops on the first rising edge of the SMT_signal input
and the timer value is captured into the capture period
register with the corresponding interrupt generated.
This is called the time-of-flight value. In case there is no

 2015 Microchip Technology Inc. DS90003129A-page 5

TB3129
FIGURE 9: TIME OF FLIGHT (REPEAT ACQUISITION)
SMTxCLK

SMTxGO

SMTxWIN

SMTxSIG

SMTxTMR 0 1 2 3 4 5 6 0 1 2 3 4 5 6 7 8 9 1

SMTxCPR 6

SMTxCPW 9

SMTxPRAIF

SMTxPWAIF

SMTxTMR starts SMTxTMR stops counting after SMTxTMR restarts counting SMTxTMR stop & reset after
counting after SMTxSIG rising edge & SMTxCPR after SMTxWIN rising edge SMTxWIN rising edge & SMTxCPW
SMTxWIN rising edge is updated with interrupt is updated with interrupt

This mode can be used in SONAR, RADAR, collision reset. When a rising edge is detected on the
detection for vehicles and Ultrasonic Anemometer SMT_window input, the current timer value is captured
(wind direction and speed measurement), etc. into the capture period register with the corresponding
interrupt generated. When a falling edge is detected on
8. 24-bit Capture
the SMT_window input, the current timer value is
In this mode, the signal is given on the SMT_window captured into the capture pulse-width register with the
input. The timer starts counting as soon as the timer corresponding interrupt generated.
GO bit (SMTxGO) is set and stops when GO bit is

FIGURE 10: 24-BIT CAPTURE (REPEAT ACQUISITION)

SMTxCLK

SMTxGO

SMTxWIN

SMTxTMR 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25

SMTxCPR 2 11 20

SMTxCPW 3 12 21

SMTxPRAIF

SMTxPWAIF

9. 24-bit Counter counting when the GO bit is reset. On every rising edge
event on the SMT_window input signal, the current
In this mode, the internal SMT clock is disabled and the
value of timer is captured into the capture period
signal from SMT_signal is taken as the clock. The timer
register with the corresponding interrupt generated.
starts counting after the GO bit is set and stops

FIGURE 11: 24-BIT COUNTER

SMTxSIG

SMTxGO

SMTxWIN

SMTxTMR 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16

SMTxCPW 6 13

DS90003129A-page 6  2015 Microchip Technology Inc.

 TB3129
10. Gated Counter
In this mode, the SMT_signal input acts as a clock for
SMT. The timer starts counting on a rising edge on the
SMT_window input and stops counting on a falling
edge on the SMT_window input. The timer value does
not reset on any window input edge but is held in timer
register. The timer resets only when the GO bit is reset.
On every falling edge on the SMT_window input, the
current timer value is captured into the capture pulse-
width register with the corresponding interrupt
generated.

FIGURE 12: GATED COUNTER MODE (REPEAT ACQUISITION)

SMTxSIG

SMTxGO

SMTxWIN

SMTxTMR 0 1 2 3 4 5 6 7 8 9 10 11

SMTxCPW 4 11

SMTxPWAIF

11. Windowed Counter corresponding interrupt generated. On the next rising

edge on the SMT_window input, the current timer value
In this mode, the SMT_signal input acts as a clock for
is captured into the capture period register with the
the SMT. The timer starts counting on a rising edge of
corresponding interrupt generated and the timer value
the SMT_window input. On the next falling edge, on the
resets to ‘0’ to restart counting.
SMT_window input, the current value of the timer is
captured into the capture pulse-width register with the

FIGURE 13: WINDOWED COUNTER MODE (REPEAT ACQUISITION)

SMTxSIG

SMTxGO

SMTxWIN

SMTxTMR 0 1 2 3 4 5 6 7 8 9 1 2 3 4 5 6 7

SMTxCPW 4 6

SMTxCPR 9

SMTxPWAIF

SMTxPRAIF

 2015 Microchip Technology Inc. DS90003129A-page 7

TB3129
CONFIGURATION OF THE SMT The MCC or MPLAB® X Code Configurator is a plug-in
for MPLAB X to simplify code generation for the
PERIPHERAL
peripherals in a short amount of time.
The SMT SFR list is given in Appendix A: “SMT After installing MCC, go to Menu “Tools -> Embedded
SFRs”. -> MPLAB Code Configurator”. To select the SMT
Example 1 is a simple code snippet to configure the peripheral, follow the left side panel under box “Search
SMT for Time-of-Flight mode for the XC8 compiler. for modules…” textbox as shown in the below
Figure 14.

FIGURE 14: SMT SELECTION IN MCC

Description 2. The Counter mode contains a 24-bit counter,

gated counter and Windowed Counter modes.
There are three modes for each SMT module within a
3. The Timer mode contains timer, gated timer,
device Capture, Counter and Timer.
period and duty cycle measurement and High
1. The Capture mode contains Capture, Time of and Low measure mode.
Flight, Windowed measure and Gated Figure 15 shows the main MCC GUI for SMT with
Windowed Measure mode. Timer of Flight in Capture mode selected.

FIGURE 15: MCC MAIN GUI FOR SMT

DS90003129A-page 8  2015 Microchip Technology Inc.

 TB3129
An example for configuration of SMT in MCC as shown 8. The right side of GUI shows Pin Manager for
in Figure 15 is described below: SMT (i.e., if the SMT Window and Signal inputs
1. The operation mode selected is Time of flight. are provided input from outside the device; this
section configures the port pin to be connected
2. The Clock section selects the clock for Capture
for SMT input). Package selection is also avail-
mode with prescaler and edge selection for
able at the top for the device.
counting operation.
9. The unlock sign indicates that the input is not
3. The Window section selects the SMT Window
configured, while lock sign indicates the input is
input from the drop-down menu with polarity
configured.
selection of input.
The “Generate Code” at the top is clicked when all
4. The Signal section selects the SMT Signal input
settings are done to generate code automatically.
from the drop-down menu with polarity selection
of input. After clicking the Generate Code button, the project in
MPLAB X generates all the APIs for SMT as listed in
5. The Period text box sets the SMTxPR register
Table 2:
which is a 24-bit value.
6. There are two checkboxes at the top to enable
SMT and start SMT after initialization.
7. These checkboxes at the bottom select the type
of interrupts to be included in the Interrupt
Service Routine.
TABLE 2: LIST OF MCC APIs FOR SMT
Function Description
void SMT1_Initialize() Initializes SMT registers according to user settings in MCC
void SMT1_DataAcquisitionEnable() Sets the SMTxGO bit to start data acquisition
void SMT1_HaltCounter() SMTxTMR Counter stops at SMTxPR and overflow interrupt occurs
void SMT1_RepeatDataAcquisition() Data acquisition is repeated
void SMT1_ManualPeriodBufferUpdate() Changes the value of the SMTxPR register
void SMT1_ManualPulseWidthBufferUpdate() Changes the value of the SMTxCPW register
void SMT1_ManualTimerReset() Resets the SMTxTMR register
bool SMT1_IsWindowOpen() Determines if SMT window input is available
bool SMT1_IsSignalAcquisitionInProgress() Determines if acquisition is in progress
bool SMT1_IsTimerIncrementing() Determines if Timer counting operation is in progress
uint32_t SMT1_GetPulseWidth() Returns the value from the SMTxCPW register
uint32_t SMT1_GetPeriod() Returns the value of the SMTxCPR register
uint32_t SMT1_GetTimerValue() Returns the current value of the SMTxTMR register
void SMT1_PR_ACQ_ISR() Implements Period Acquisition Interrupt ISR
void SMT1_PW_ACQ_ISR() Implements Pulse Width Acquisition Interrupt ISR
void SMT1_Overflow_ISR() Implements Counter Overflow Interrupt ISR
Note 1: For the latest version of the MCC GUI for SMT, visit Microchip’s web site.

 2015 Microchip Technology Inc. DS90003129A-page 9

TB3129
EXAMPLE 1: SMT CONFIGURATION FOR TIME-OF-FLIGHT MODE
SMT1CON0bits.EN = 1; //Enable SMT 1
SMT1CON0bits.STP = 1; //SMT1 will halt at period=counter and restart
SMT1CON0bits.WPOL = 0; //SMT1 window input is active when high or during rising
edge
SMT1CON0bits.SPOL = 0; //SMT1 signal input is active when high or during rising
edge
SMT1CON0bits.CPOL = 0; //SMT1TMR increments on rising edge
SMT1CON0bits.SMT1PS = 0b00; //Last two prescale bit set to 0 i.e. 1:1 clock prescale
SMT1PR = 0xFFFFFF; //Period register set to high to be able to acquire
longest signal
SMT1CON1bits.MODE = 0b0110; //SMT1 in time of flight mode
SMT1CLK = 0x00; //Clock input is FOSC/4
SMT1SIG = 0x02; //SMT1 signal is inputted from comparator 2
SMT1WIN = 0x01; //SMT1 window is inputted from comparator 1
SMT1CON1bits.REPEAT = 1; //Acquisition will continue
SMT1IE = 1; //SMT1 interrupt is enabled
SMT1PWAIE = 1; //SMT1 pulse width interrupt is enabled
SMT1PRAIE = 1; //SMT1 period interrupt is enabled
SMT1GO = 1; //SMT1 is started to run

CONCLUSION
This technical brief familiarizes the reader with the
Signal Measurement Timer (SMT) on PIC
microcontrollers. The technical brief also explains the
various modes of operation with a few of its possible
applications. For certain important modes like Period
and Duty Cycle Measurement, Gated Window
Measurement and Time of Flight, illustrations with
timing diagrams are also provided. For Time-of-Flight
mode, the configuration of SMT is provided with a code
snippet, showing the settings of the different registers.

DS90003129A-page 10  2015 Microchip Technology Inc.

 TB3129
APPENDIX A: SMT SFRs
Below is the list of registers (SFRs) for the SMT
peripheral (see Register A-1).
REGISTER A-1: SUMMARY OF SFR REGISTERS ASSOCIATED WITH SMT
Reg Name Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0
SMTxCLK — — — — — CSEL<2:0>
SMTxCON0 EN — STP WPOL SPOL CPOL SMTxPS<1:0>
SMTxCON1 SMTxGO REPEAT — — MODE<3:0>
SMTxCPRH SMTxCPR<15:8>
SMTxCPRL SMTxCPR<7:0>
SMTxCPRU SMTxCPR<23:16>
SMTxCPWH SMTxCPW<15:8>
SMTxCPWL SMTxCPW<7:0>
SMTxCPWU SMTxCPW<23:16>
SMTxPRH SMTxPR<15:8>
SMTxPRL SMTxPR<7:0>
SMTxPRU SMTxPR<23:16>
SMTxSIG — — — — — SSEL<2:0>
SMTxSTAT CPRUP CPWUP RST — — TS WS AS
SMTxTMRH SMTxTMR<15:8>
SMTxTMRL SMTxTMR<7:0>
SMTxTMRU SMTxTMR<23:16>
SMTxWIN — — — — WSEL<3:0>

 2015 Microchip Technology Inc. DS90003129A-page 11

TB3129
NOTES:

DS90003129A-page 12  2015 Microchip Technology Inc.

Note the following details of the code protection feature on Microchip devices:
• Microchip products meet the specification contained in their particular Microchip Data Sheet.

• Microchip believes that its family of products is one of the most secure families of its kind on the market today, when used in the
intended manner and under normal conditions.

• There are dishonest and possibly illegal methods used to breach the code protection feature. All of these methods, to our
knowledge, require using the Microchip products in a manner outside the operating specifications contained in Microchip’s Data
Sheets. Most likely, the person doing so is engaged in theft of intellectual property.

• Microchip is willing to work with the customer who is concerned about the integrity of their code.

• Neither Microchip nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not
mean that we are guaranteeing the product as “unbreakable.”

Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our
products. Attempts to break Microchip’s code protection feature may be a violation of the Digital Millennium Copyright Act. If such acts
allow unauthorized access to your software or other copyrighted work, you may have a right to sue for relief under that Act.

Information contained in this publication regarding device Trademarks

applications and the like is provided only for your convenience The Microchip name and logo, the Microchip logo, dsPIC,
and may be superseded by updates. It is your responsibility to
FlashFlex, flexPWR, JukeBlox, KEELOQ, KEELOQ logo, Kleer,
ensure that your application meets with your specifications.
LANCheck, MediaLB, MOST, MOST logo, MPLAB,
MICROCHIP MAKES NO REPRESENTATIONS OR
OptoLyzer, PIC, PICSTART, PIC32 logo, RightTouch, SpyNIC,
WARRANTIES OF ANY KIND WHETHER EXPRESS OR
SST, SST Logo, SuperFlash and UNI/O are registered
IMPLIED, WRITTEN OR ORAL, STATUTORY OR trademarks of Microchip Technology Incorporated in the
OTHERWISE, RELATED TO THE INFORMATION, U.S.A. and other countries.
INCLUDING BUT NOT LIMITED TO ITS CONDITION,
QUALITY, PERFORMANCE, MERCHANTABILITY OR The Embedded Control Solutions Company and mTouch are
FITNESS FOR PURPOSE. Microchip disclaims all liability registered trademarks of Microchip Technology Incorporated
arising from this information and its use. Use of Microchip in the U.S.A.
devices in life support and/or safety applications is entirely at Analog-for-the-Digital Age, BodyCom, chipKIT, chipKIT logo,
the buyer’s risk, and the buyer agrees to defend, indemnify and CodeGuard, dsPICDEM, dsPICDEM.net, ECAN, In-Circuit
hold harmless Microchip from any and all damages, claims, Serial Programming, ICSP, Inter-Chip Connectivity, KleerNet,
suits, or expenses resulting from such use. No licenses are KleerNet logo, MiWi, MPASM, MPF, MPLAB Certified logo,
conveyed, implicitly or otherwise, under any Microchip MPLIB, MPLINK, MultiTRAK, NetDetach, Omniscient Code
intellectual property rights. Generation, PICDEM, PICDEM.net, PICkit, PICtail,
RightTouch logo, REAL ICE, SQI, Serial Quad I/O, Total
Endurance, TSHARC, USBCheck, VariSense, ViewSpan,
WiperLock, Wireless DNA, and ZENA are trademarks of
Microchip Technology Incorporated in the U.S.A. and other
countries.
SQTP is a service mark of Microchip Technology Incorporated
in the U.S.A.
Silicon Storage Technology is a registered trademark of
Microchip Technology Inc. in other countries.
GestIC is a registered trademarks of Microchip Technology
Germany II GmbH & Co. KG, a subsidiary of Microchip
Technology Inc., in other countries.
All other trademarks mentioned herein are property of their
respective companies.
© 2015, Microchip Technology Incorporated, Printed in the
U.S.A., All Rights Reserved.
ISBN: 978-1-63277-051-6

QUALITY MANAGEMENT SYSTEM Microchip received ISO/TS-16949:2009 certification for its worldwide
headquarters, design and wafer fabrication facilities in Chandler and
CERTIFIED BY DNV Tempe, Arizona; Gresham, Oregon and design centers in California
and India. The Company’s quality system processes and procedures

== ISO/TS 16949 ==
are for its PIC® MCUs and dsPIC® DSCs, KEELOQ® code hopping
devices, Serial EEPROMs, microperipherals, nonvolatile memory and
analog products. In addition, Microchip’s quality system for the design
and manufacture of development systems is ISO 9001:2000 certified.

 2015 Microchip Technology Inc. DS90003129A-page 13

 Worldwide Sales and Service
AMERICAS ASIA/PACIFIC ASIA/PACIFIC EUROPE
Corporate Office Asia Pacific Office China - Xiamen Austria - Wels
2355 West Chandler Blvd. Suites 3707-14, 37th Floor Tel: 86-592-2388138 Tel: 43-7242-2244-39
Chandler, AZ 85224-6199 Tower 6, The Gateway Fax: 86-592-2388130 Fax: 43-7242-2244-393
Tel: 480-792-7200 Harbour City, Kowloon China - Zhuhai Denmark - Copenhagen
Fax: 480-792-7277 Hong Kong Tel: 86-756-3210040 Tel: 45-4450-2828
Technical Support: Tel: 852-2943-5100 Fax: 86-756-3210049 Fax: 45-4485-2829
http://www.microchip.com/ Fax: 852-2401-3431 India - Bangalore France - Paris
support
Australia - Sydney Tel: 91-80-3090-4444 Tel: 33-1-69-53-63-20
Web Address:
Tel: 61-2-9868-6733 Fax: 91-80-3090-4123 Fax: 33-1-69-30-90-79
www.microchip.com
Fax: 61-2-9868-6755 India - New Delhi Germany - Dusseldorf
Atlanta Tel: 91-11-4160-8631 Tel: 49-2129-3766400
China - Beijing
Duluth, GA
Tel: 86-10-8569-7000 Fax: 91-11-4160-8632 Germany - Munich
Tel: 678-957-9614
Fax: 86-10-8528-2104 India - Pune Tel: 49-89-627-144-0
Fax: 678-957-1455
China - Chengdu Tel: 91-20-3019-1500 Fax: 49-89-627-144-44
Austin, TX Tel: 86-28-8665-5511
Tel: 512-257-3370 Japan - Osaka Germany - Pforzheim
Fax: 86-28-8665-7889 Tel: 81-6-6152-7160 Tel: 49-7231-424750
Boston Fax: 81-6-6152-9310
China - Chongqing Italy - Milan
Westborough, MA
Tel: 86-23-8980-9588 Japan - Tokyo Tel: 39-0331-742611
Tel: 774-760-0087
Fax: 86-23-8980-9500 Tel: 81-3-6880- 3770 Fax: 39-0331-466781
Fax: 774-760-0088
China - Dongguan Fax: 81-3-6880-3771 Italy - Venice
Chicago Tel: 86-769-8702-9880 Korea - Daegu Tel: 39-049-7625286
Itasca, IL
Tel: 630-285-0071 China - Hangzhou Tel: 82-53-744-4301 Netherlands - Drunen
Fax: 630-285-0075 Tel: 86-571-8792-8115 Fax: 82-53-744-4302 Tel: 31-416-690399
Fax: 86-571-8792-8116 Korea - Seoul Fax: 31-416-690340
Cleveland
China - Hong Kong SAR Tel: 82-2-554-7200 Poland - Warsaw
Independence, OH
Tel: 216-447-0464 Tel: 852-2943-5100 Fax: 82-2-558-5932 or Tel: 48-22-3325737
Fax: 216-447-0643 Fax: 852-2401-3431 82-2-558-5934
Spain - Madrid
China - Nanjing Malaysia - Kuala Lumpur Tel: 34-91-708-08-90
Dallas
Tel: 86-25-8473-2460 Tel: 60-3-6201-9857 Fax: 34-91-708-08-91
Addison, TX
Tel: 972-818-7423 Fax: 86-25-8473-2470 Fax: 60-3-6201-9859
Sweden - Stockholm
Fax: 972-818-2924 China - Qingdao Malaysia - Penang Tel: 46-8-5090-4654
Tel: 86-532-8502-7355 Tel: 60-4-227-8870
Detroit UK - Wokingham
Fax: 86-532-8502-7205 Fax: 60-4-227-4068
Novi, MI Tel: 44-118-921-5800
Tel: 248-848-4000 China - Shanghai Philippines - Manila Fax: 44-118-921-5820
Tel: 86-21-5407-5533 Tel: 63-2-634-9065
Houston, TX
Tel: 281-894-5983 Fax: 86-21-5407-5066 Fax: 63-2-634-9069
Indianapolis China - Shenyang Singapore
Tel: 86-24-2334-2829 Tel: 65-6334-8870
Noblesville, IN
Tel: 317-773-8323 Fax: 86-24-2334-2393 Fax: 65-6334-8850
Fax: 317-773-5453 China - Shenzhen Taiwan - Hsin Chu
Tel: 86-755-8864-2200 Tel: 886-3-5778-366
Los Angeles
Fax: 86-755-8203-1760 Fax: 886-3-5770-955
Mission Viejo, CA
Tel: 949-462-9523 China - Wuhan Taiwan - Kaohsiung
Fax: 949-462-9608 Tel: 86-27-5980-5300 Tel: 886-7-213-7828
Fax: 86-27-5980-5118 Taiwan - Taipei
New York, NY
Tel: 631-435-6000 China - Xian Tel: 886-2-2508-8600
Tel: 86-29-8833-7252 Fax: 886-2-2508-0102
San Jose, CA
Tel: 408-735-9110 Fax: 86-29-8833-7256 Thailand - Bangkok
Tel: 66-2-694-1351
Canada - Toronto
Tel: 905-673-0699 Fax: 66-2-694-1350
Fax: 905-673-6509
01/27/15

DS90003129A-page 14  2015 Microchip Technology Inc.