Modeling and Simulation of The Propagation of Harmonics in Electric Power Networks. I. Concepts, Models, and Simulation Techniques
Modeling and Simulation of The Propagation of Harmonics in Electric Power Networks. I. Concepts, Models, and Simulation Techniques
Modeling and Simulation of The Propagation of Harmonics in Electric Power Networks. I. Concepts, Models, and Simulation Techniques
L dem
B~~~~~ ~~~ 1.C =
XC-S
BC = aC / %1)=C -
3"
_
VT
/// / / _= Bc- f,.' f
z3
I 'fund
Figure 4- Waveforms illustrating the dynamic pertormance of the 40 MVAR thyristor-contolIled
reactor type compensator installation in Hibbing. Minnesota.
iL = thyristor-controlled reactor current
iLdem = reactor current demand signal developed by the control
VT = terminal voltage (peaks thereof are shownl
results of the response time measurements made on the 40
MVAR FC-TCR type compensator at the Shannon substation
of the MP&L (Minnesota Power and Light) power system [1]. l <
-j °' -I T I T IX7IT"
7'1 TVAI t4 rl
-V4 491 D UN llIYU
IllllUllt\0tIflili0# 11
LNAI:8.INtfvnt12vr4Vr:v2mvV..v WI h2i&
v
v4 ,-\I
_1
-I I II II IIs ty- VI17IUi-!
I~ ~ ~ ~ ~ ~ ~ ~ ~ ~4 64 _VI Vi
T-'4 XL V.. vJY&
W
VlIn IV A UUMIIIFiv
J4.VLU l/llwl v ty wv xi
iJ
L S~~K.AU2l v riv
IV,/I
V-4MVI 1\\XL
V-Y .U 11-
.-A - - -J.-N,A,t.-k.AAAI-A 1,AA -A.-A-n-:A.A -I -4 a -A.A PI opI n AIX. A. Lt
_V-vivo-..f.VI-MY
D
1,
-A A - -a --
-V -V ff?
,.
-1
2T2
-
T2
irl -A t ..A
V Y-YN-v V TV ). V \ VY.,
A t
-W WV--ALLL
I Ar i. INq Y -. -"F vy
C,
"v W w- VF -
4V ..--vY--
-.-
--- -1'-V--
4-V- V
3-
- - - - -T-V-
-.
_ _ -_-
>e_~~~~~~~~~~~~~~~~~~~~
-* -~ -= -L2
.- I.
. 2. 4. 6. 8. 20. 12. 14. 16. 18. 20. 22. 0. 2. 4. 6. 8. 10. 12. 14. 16. 18. 20. 22.
Figure 6- Waveforms illustrating the transient behavior of the fixed-capacitor, controlled- reactor type compensator during fault and following fault clearing.
.&A-KIA A. A A
7r
N_vy V",Vvvvv
T-A-/-- -T--
V-Y
VI I v
___- -- -
--
VV ----------
It
-- - - --- - - -
-o X-------------ns AF1
878,-A-AP/Z__Ir.kvTtr.-t-t. V.
tSE-V-v-vv vv5 V ,Yvv -l
uv
-
W
--
iv v Lv v-v Sqvv
--
v vld
-~ --
It (V lvi 111\1 w p y IV tit A 14 1 IV v I
MU
.r
-
KAAMA.h.
W-W-Ull
I a z
.5I~~~~~~~~~- -t M ti'4,1 o'4
L vP iv-
"
AP\
- - - - - -- -- - - -
-
- - -
4 -
W-
- - -- --------- - - - - - - -- -
- - - - - - - - - - -
IVv 3
- - - - - - -
yyM vv v v--
z,U, W
F f9 W'W_a_W wY F
T FIL2
- -----------------W
------------- - - - - -
sJ \- \
.V! *
2. 2. 4. 6. 0. 10. 12. 14. 16. 18. 20. 22. 2. 2. 4. 6. 4. 12. 12. 14. 16. 18. 20. 22.
forms were obtained by computer simulation. A detailed output when the ac power system was subjected to large
computer model was used consisting of a simple three-phase disturbances. In Figures 6(a) and 7(a), the total inductive
ac system (constant voltage, constant velocity, generator plus impedance represents a short circuit capacity of 25 times the
an inductive impedance) terminated in a compensator com- rating of the compensator (MVAs/MVARc = 25), and in
prising an LC filter network and a thyristor-controlled reac- Figures 6(b) and 7(b) 12.5 times that of the compensator
tor. In order to make the results independent of the SVC (MVAs/MVARc = 12.5).
control, the thyristor switches were kept fully "on" (since Figure 6 illustrates the transient behavior of the ac
control tends to aggravate the transient behavior by initiating power system with the compensator when a three-phase fault
erratic firings because of possible problems with voltage (short circuit) is applied and cleared. The fault is applied at
measurements, signal processing, and synchronous timing the mid-point of the inductive power system impedance.
under large terminal voltage disturbances). This represents Figure 7 illustrates a case, for the same power system
the "best case" with regard to transient overvoltage genera- impedances, in which the fault clearing is associated with
tion. The results of the simulation thus obtained pertain to a simulated load rejection that results in a voltage increase to
special experimental case in which the compensator was set 1.7 p.u.
to provide zero reactive power output and to maintain this It can be observed in the figures that the application
1798
of a fault starts, as expected, an oscillation between the thyristors conducting the "positive" and "negative" current
filter network and that part of the system to the fault loca- half cycles can result in the generation of direct and even
tion impedance that shunts the terminals of the compensator. harmonic currents. This (which is really an internal SVC
During the fault, high harmonic currents circulate between control problem) can be avoided by various methods; for
the filter network and2the shunting system impedance. The example, careful matching of the "positive" and "negative"
energy trapped (1/2 LI ) in the thyristor-controlled reactors firing channels, or forcing (with an appropriate auxiliary
at the time of the fault, also causes circulating currents feedback loop) identity of the "positive" and "negative"
decaying at slow rate as determined by the losses in the ampere-seconds.
circuit. At fault clearing, the ac power system voltage The magnitudes of the harmonics internally generated
recovery is a step-like change for the filter network similar
to that which would be encountered during initial energiza- by the thyristor-controlled reactors can be reduced by two
tion of the SVC. This results in a new oscillatory process methods.
involving now the total power system impedance. The magni- One method, particularly advantageous for compensa-
tude of the voltage transient at fault clearing can be very tors of relatively high rating, employs a number, n, of reactor
large depending on the power system impedance and the banks, each with 1/n the total rating, instead of a single large
actual time instant of clearing. This is particularly so if the bank. The reactor banks are sequentially controlled, that is,
fault clearing is associated with high overvoltage caused, for only one of the n reactors is delay (conduction) angle
example, by load rejection as illustrated in Figure 7. controlled, and each of the remaining (n-1) reactors is either
From the above it can be concluded that the behavior fully "on" or fully "off", depending on total reactive output
and response of the FC-TCR type compensator (indeed, of power required, as illustrated for four reactor banks in Figure
any type of eompensator that employs a fixed capacitor) 9. In this way, the amplitude of every harmonic is reduced by
under large disturbances is uncontrollable at least during the the factor, n, with respect to the maximum rated fundamen-
first few cycles following the disturbance. The resulting tal current.
voltage transients are essentially determined by the fixed L ttal
capacitor (or the LC filter network), and the power system
impedance. This can lead to overvoltage and resonance IL demand P. U.
(including ferroresonace) problems in the power system, and
may cause timing, voltage measurement, and other difficul- 1,0
t3~~~~~~~~~~~~~~~
A\U
1
iL4A :
'E 1 70
vuDSae 0
E a
1112iLtotalWUW
scale
CD
II ,3j;:~,)ij'; 1L31Y
L23Y
L31Y/j A3k L " 1,'\ "I 12Y
3Z3
'hI'~~~~~~~~~~~~~~~~L1
Y:! C t CtE) |L
Figure10- Telve-pulse aranqement o th'LZ reactors and associated waveforms under balanced conditions.
<~~~~~~~~~~~~
I'I 1'"f
'
"42~~~~~~~~~~~~~~~~~~~~~~~2
'I'~~~~~~~~~~~~~~~~~I
/
L23A 2/
Fi gu re 10 - TwelIve- nulIse a rran ement of thyvri sto r-controI leed reacto rs and a ssoci ated wa vefo rms u nde r ba lasnced condifti ons.
24-, etc., pulse circuit arrangements, however, it is in prac- sation, where the average VAR output requirements is rela-
tice presently too difficult to meet the requirements for tively high and thus the loss characteristic of the FC-TCR
phase accuracy and circuit symmetry to achieve enough type compensator does not result in undue economic penalty).
harmonic reduction to warrant the increased complexity.
It should be noted that the first method (n sequentially
controlled reactor banks) reduces all of the harmonics inter-
nally generated. Thus, this method is applicable to unbal-
anced systems with single-phase control [5]. The second
method (12-pulse arrangement) cancels groups of internally
generated harmonic currents (which are present in the indi-
vidual reactor banks) in the output, but the effectiveness of
the harmonic cancellation is dependent on circuit balance and
control accuracy.
Harmonic attenuation may also be accomplished by
filtering. This method is commonly used since the thyristor-
controlled reactor is normally parallel with a fixed capacitor,
which thus "naturally" provides a shunt path for the harmon-
ics. Depending on the capacitance value and the power
system impedance at the various harmonics, this "natural"
filtering may be adequate in some applications. However,
concern with possible resonances in the power system, loaded
by the capacitor of one or several compensators, and the
resultant amplification of the pertinent harmonics, usually
make it necessary to substitute or complement the fixed
capacitor with an LC or LCR filter network. This filter
network normally consists of a number of series LC tuned
filter branches shunting the terminals of the compensator. Figure 1t - VAR output versus VAR demand characteristic of the FC-TCR type compensator.
Special considerations for network resonances in the design of
an SVC power filter are discussed in reference [83.
2.4 Loss Characteristic
1.4
The loss versus VAR output characteristic of the FC-
TCR type compensator is inherently determined by the basic 1.3-
circuit arrangement and its operating principle. The constant
capacitive VAR output (VARq) of the fixed capacitor is 1.2-
3. THYRISTOR-SWITCHED CAPACITOR, THYRISTOR- ensure that resonances with the power system impedance do
CONTROLLED REACTOR TYPE COMPENSATOR not take place at the major harmonic frequencies (see, for
The thyristor-switched capacitor, thyristor-controlled example, LI through L4 in Figure 15).
reactor (TSC-TCR) type "hybrid" compensator has been It is to be noted that this type of compensator can
developed specifically for utility applications with the inten- inherently provide inductive VARs from zero to maximum
tion of overcoming the two major shortcomings (behavior value determined by the rating of the reactor bank. In this
under large disturbances and loss characteristic) of the com- case, all capacitor banks are of course switched out, and the
pensators employing a fixed capacitor. reactor bank is delay angle controlled in the usual manner.
The TSC-TCR scheme is shown conceptually for single- The switching of a capacitor bank can be accomplished
phase compensation in Figure 13. It consists in general of a without appreciable transients if the thyristor switch is fired
at the instants of time when the capacitor voltage and the ac
power system voltage are equal. At this time, the voltage
across the thyristor switch is, of course, zero. The capacitor
sw 2 3sw Ls;- bank can be disconnected, with the maximum of half a cycle
delay, by blocking the firing pulses to the thyristors.
The operation of the TSC-TCR type compensator is
illustrated for four capacitor banks by the oscillograms shown
in Figure 14, which were taken from a laboratory model
Finure 13- Basic thyristor-switched capacitor, thyristor-controlled reactor type compensator. representing a typical high power transmission line compen-
sator, such as shown functionally in Figure 15. These oscil-
thyristor-controlled reactor bank (or banks) and n capacitor lograms show that the TSC-TCR type compensator is capable
banks, each in series with a solid-state switch. The number of of providing smoothly varying reactive output current (VARs),
banks, n, is determined from practical considerations that in response to a VAR demand signal (produced by the SVC
include the operating voltage level, maximum compensation control to reduce the small, artifically introduced, cyclic
requirement, current rating of the solid-state switches, etc. modulation of the ac terminal voltage). This is achieved by
The solid-state switch in series with the reactor bank is operating the controUed reactor bank in perfect sympathy
composed of a reverse-parallel- connected thyristor pair (in a with the switched capacitor banks.
practical system, of course, many such thyristor pairs would From the basic operating principles described and
be connected in series to provide enough voltage rating) and, performance demonstrated above, it follows that the charac-
as discussed earlier, it is capable of continuously controlling teristic of TSC-TCR type compensator in the linear operating
the current in the reactor from zero to maximum rated range is the same as that of the fixed capacitor type compen-
value. Each solid-state switch in series with a capacitor bank sator (Figure 2).
is composed either of a reverse-parallel-connected thyristor
pair (similar to that used in the reactor bank), or it may be
composed of a thyristor in reverse-parallel with a diode. This
latter arrangement is less complex and expensive, and there-
fore may be preferred in some practical applications. How- VARdem
ever, the solid-state switch composed of reverse-parallel-
connected thyristor pairs offers greater operating flexibility iT iC L
in allowing the complete disconnection of the capacitor banks
from the ac system, a feature that may justify the added
expense in utility applications.
The operation of the static compensator shown in
Figure 13 can be explained in the following way. ic
The total capacitive output range is divided into n
operating intervals where n is the number of capacitor banks
used. In the first operating interval, the output of the com-
pensator is controllable in the zero to VARm x/n range, iL
VARmax being the total rating provided by aft capacitor Figure 14- Wavetorms illustrating the operation of the thyristor-switched capacitor, thyristor-
banks.aIn this interval, one capacitor bank is switched in, controlled reactor type compensator tor oDntinuously varying VAR demand caused by a 2Hz cyclic
and, at the same time, the current in the thyristor-controlled disturbance in the terminal voltage.
reactor bank is adjusted so that the sum between the VAR VARdem = VAR demand signal developed by the control
output of the capacitor bank (positive) and that of the reactor iT = output current ot the compensator
bank (negative) equals the compensation requirement. iC = current provided by the switched-capacitor banks
In the second, third, fourth,...,and nth operating inter- iL = current provided by the controlled-reactor banks
vals, the output of the compensator is controUable in the
VAR max/n to 2 VAR x/n, 2 VAR In to 3/VAR Ian, J
VAR max/n to 4 V mXa/n'.. anm?x
(n-1) VAR
VARmax range, respectively, by switching in theman
to
second,
third, fourth,..., and nth capacitor banks, and using the thy- 9p LhLe
ristor-controlled- reactor bank to absorb the surplus capaci-
tive VARs. Err
Ver canos GownuZZLJ
Signal~~~~~~~~~~~~~~~~~~~~rasro ml) CoUnS.
InlUtlc
This scheme could be considered as a conventional
controlled-reactor scheme (with fixed capacitor) in which the
rating of the reactor bank is kept relatively small (nearly 1/n
times the maximum output), and the value of the capacitor
bank is changed in discrete steps so as to keep the operation
of the reactor bank within its normal control range.
To ensure that the switching conditions at the end
points of the intervals are not indeterminate, the rating of
the reactor bank has to be somewhat larger in practice than Figure 15 - FunctionalI block diagram ot a T5C-TCR type coDmpen sator.
that of one capacitor bank in order to provide enough overlap
between the "switching in" and "switching out" VAR values.
Also, in practical systems it may be necessary to connect a 3.1 Operating Performance UnderSmall Disturbances
relatively small reactor in series with each capacitor bank to The performance and response time of the TSC-TCR
reduce possible surge current in the solid-state switch and type compensator for small voltage disturbances in the power
1801
system is similar to that of its counterpart employing a fixed bance withiR its linear control range in one to three cycles,
capacitor (Figure 1). The compensator again functions as a depending on the character of the power system impedance
terminal voltage regulator. As described in section 2.1, the and the gain of the control.
VAR output is closed-loop-controlled to reduce the error
between the terminal voltage and the reference (see Figures
3 and 15).
The performance of the TSC-TCR type compensator lal
under small system disturbances is illustrated by the oscillo-
grams shown in Figures 16 and 17. These oscillograms were
taken from the previously mentioned laboratory model of a
high power transmission line compensator (Figure 15). In the
case shown in Figure 16, the magnitude of the ac terminal
VARdem VARdem
iT C L
(bl
Ic VT
PU U 9T PH A MAx:
1 .280 PU U HT PI A
1. 333
0.9
-I.236 -0.3 -I. 1f7
-1.5
PU(600nMA) I WT PW _X
A PUiMVA) I A
1. 302 MAX:
1.0
- . 356 -0.5 - 'T~~~~~~~~~~~~~~~IN:
-2.0
Pu V BT PH A AX PU U 9T PtIA
1.383 AX:
0.9
-0.3 - lO~~~~~~~~~~~~~~~IN:
- I. 339
-1.5
PU(600MV)> I COMO PO4AvAx
TOT
1.428 2.0
PU(6OOO1J> I COreD TOT OW A x:
702
0.5
im A l '¢ I-'.............. -I. 523 -1.0 - T~~~~~~~~~~~~~bIN; -2. 264
-2.5
PU(600MuA) IN.n T-T Di, A
0.8853
PUL600MuA) NI TT .
Pu _ u S4P44A ,nMAX: PU
1.821 U IT PW A 2. 110
> v 1- ;.1
1.0 1 ta S -tA -MN: -I 1.804
1.5
-0.5
-2.0
I-L A -0.5
-2.5
<e=- as a o-2.v 326
w D s w x - [sMI:
PU(600MUA) I NT Pu a PU(600MlUA) Iw hf
2.0
0.5 )n- I-1.903
MIX: 3A 00 3.
P A
MAX: 2.555
-1.0 =D I~~~~~~~~~~~~~~~~~~~~~~~ :-_ 14:
o - MIN: -2.607
-2.5 -3.0
PU U BT PHA MAX: 1.616
Pu 8BT P54 A MAX: 1.838
1.5
O.C - -11.473
~~~~~~~~~~~~~~~~MlIX: -0.5 AIa AIN14: -1.818
PU,600MA) I CONO TOT ON
-2.0r PU(600MV.A0 w I v;. -T
A MAX:
208
I C0O40 TOT Pwa A MX
Lnn~~~~~~~~~~~~~~~~~~MX: l .2
423
-1.
.
0.9
0.c MI ?: -O.B.9140 -0.3 M_nI: -1.463
-1.C
PU(600MVA) I IND TOT PW A MAX: 1.797 PU600MIJA ~154
IDTOT PW -A, MAX: 1.825
1.1 1.0
-0.5 MIX1: -11.937 -1.0M -2.666
-2.C -3, Cn-
0.0 0.6 I1. 1.8 2 .43 ,0 0.4) 0.6 1.2 1.8 2.4 3.0
( a) X10d MILLISEC. (b) X102 MILLISEC.
Figure 19 - Recorded waveforms illustrating the performance of the thyristor-switched capacitor, thyristor-controlled reactor type compensator when fault clearing is associated with load rejection.
V HT PH A = Phase A voltage at the high voltage IHVI bus I COND TOT PH A = Current in phase A provided by the switched-capacitor banks
I HT PH A = Output current of the compensator in phase A at the HV bus I IND TOT PH A = Current in phase A provided by the controlled-reactor banks
I BT PH A = Phase A voltage at the secondary of the step-down transformer
nances can be observed in the recordings of the SVC terminal manner, regardless of the action of the thyristor-controlled
voltage after each disturbance. reactor, whenever the terminal voltage goes through a rapid
The recordings in Figures 18(a) and (b) show the opera- change due to fault clearing and load rejection. This oscil-
tion of the compensator under the condition of a three-phase latory interaction results in transient terminal voltages,
ground fault followed by fault clearing. In both cases, the aggravating the overvoltage condition in the transmission
compensator was supplying high capacitive VAR output prior network. For example, it has been calculated that the
to the fault. As the terminal voltage (V HT on the high maximum overvoltage at the HV bus (V HT PH A) seen in
voltage terminal, V BT on the secondary of the step-down Figures 19(a) and (b) would have been at least 0.35 p.u. and
transformer of the compensator) collapsed during the fault, 0.4 p.u. larger, respectively, had the capacitor banks of the
the SVC control followed the pre-selected strategy of compensator been connected. To obtain a more precise
switching out the capacitor banks to stop the oscillation comparison between the performance of the TSC-TCR and
between the capacitor banks and the power system through FC-TCR type compensators, when high overvoltage is caused
the impedance of the step- down transformer. As may be by fault clearing and subsequent load rejection, the particular
seen, the capacitor current (I COND) ceased flowing, and the computer run shown in Figure 7(b) was repeated with
current (I HT) drawn by the SVC from the power system thyristor-switched capacitor bank simulation. The result is
became essentially zero for the duration of the fault. Follow- shown by the waveforms in Figure 20. It can be seen that the
ing fault clearing, the terminal voltage recovered to a value
higher than the nominal value. Thus, the control continued to
keep the capacitor banks disconnected and increased the
current (I IND) in the thyristor-controlled reactors, helping to
minimize overvoltage. Subsequently, stabilization of the
I~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~T
terminal voltage required capacitive VAR support [sooner in I~ ~ ~ 44 & 8 ,4484 44 8 4~414
case (a), later in case (b)N The required number of capacitor --F
/,4:V VI-_VI VI ' WV
-- - - - - -- - - - - - - - - - -- -- -- -- - --
-
1.2
3.3 Harmonic Generation 1.1
Laszlo Gyugyi was born in Tamasi, Hungary on January of Engineers in planning the rebuilding of electric utilities of
16, 1933. He received his basic technical education at the South Korea.
University of Technology, Budapest, further studied mathe- Following graduation, he came to Westinghouse
matics at the University of London and electrical engineering Electric Corporation first as a Graduate Student, and later as
both at the University of Pittsburgh, Pennsylvania, where he a District Engineer Trainee with engineering assignments in
received an M.S.E.E.(1967), and at the University of Salford, several of the power apparatus divisions. As an Advanced
England, where he received a Ph.D. (1970). Development Engineer in Electric Utility Headquarters
He began his career at the Epsylon Research and Department after 1956, his work was directed toward the
Development Co., Ltd., England in 1958, then joined the study of power system switching surges and other transients
Westinghouse Research Laboratories in 1963, where he is now involving non-linear phenomena. In 1960, he became a
Manager of the Solid-State Power Controls Section. In his Transmission Engineer associated with various EHV field
position he has been responsible for the research and devel- investigations concerned with radio influence, audible noise
opment of a varietv of solid-state power control and conver- and corona-loss performance of EHV transmission lines.
sion equipment, including Static VAR Compensation systems These included the Leadville EHV High-Altitude Project and
for both industrial and utility applications. the Apple Grove 775 kV Project.
Dr. Gyugyi is co-author of the book "Static Power In 1961, he became Project Engineer for the Apple
Frequency Changers" (Wiley, 1976), and author of the section Grove 775 kV Project. In 1967, he was appointed Manager,
"Power Frequency Changers" both in the Electronics Transmission Lines and Terminals, responsible for application
Engineer's Handbook and the Electrical Engineer's Handbook studies of transmission terminal equipment. In 1971, he was
(McGraw Hill, 1975 and 1978, respectively). He has written appointed to his present assignment as Advisory Engineer,
many technical papers, holder of 34 patents and is a Fellow in Transmission & Distribution Systems Engineering.
the Institution of Electrical Engineers. He has instructed in Westinghouse Advanced Schools
Edgar R. Taylor, Jr. (F '74), was born on March 14, and at Carnegie-Mellon University. *He is a member of
1929 in Jacksonville, Florida. He attended Cornell Univer- CIGRE, a Life Member of Tau Beta Pi and of Eta Kappa Nu, a
sity, graduating with the five-year degree of BEE (Power Registered Professional Engineer in Pennsylvania, and a
Option) in 1952. He served in the Signal Corps of the U.S. Fellow of the IEEE.
Army, receiving the Bronze Star for his work with the Corps