0% found this document useful (0 votes)
152 views1 page

Vlsi and Signal Processing

The document outlines the syllabus for a course on VLSI signal processing. It covers 5 units - introduction to DSP systems, pipelining and parallel processing, bit-level arithmetic architectures, redundant arithmetic and numerical strength reduction, and programmable digital signal processors. It also lists 5 recommended textbooks for the course.

Uploaded by

bhargavchanti
Copyright
© © All Rights Reserved
We take content rights seriously. If you suspect this is your content, claim it here.
Available Formats
Download as DOCX, PDF, TXT or read online on Scribd
0% found this document useful (0 votes)
152 views1 page

Vlsi and Signal Processing

The document outlines the syllabus for a course on VLSI signal processing. It covers 5 units - introduction to DSP systems, pipelining and parallel processing, bit-level arithmetic architectures, redundant arithmetic and numerical strength reduction, and programmable digital signal processors. It also lists 5 recommended textbooks for the course.

Uploaded by

bhargavchanti
Copyright
© © All Rights Reserved
We take content rights seriously. If you suspect this is your content, claim it here.
Available Formats
Download as DOCX, PDF, TXT or read online on Scribd
You are on page 1/ 1

Syllabus for

VLSI SIGNAL PROCESSING


(Direct Study)

UNIT 1: INTRODUCTION TO DSP SYSTEMS

Introduction to DSP systems , Typical DSP algorithms – convolution, correlation, digital filters,
adaptive filters, Viterbi algorithm, DSP applications demands and scaled CMOS technologies, Data
flow and Dependence graphs – critical

UNIT 2: PIPELINING AND PARALLEL PROCESSING

Introduction, pipelining for digital FIR filter, parallel processing – designing a parallel FIR system,
pipelining and parallel processing for low power, retiming, Algorithmic strength reduction in filters
and transforms – 2-parallel FIR filter, 2-parallel fast FIR filter, parallel architectures for rank order
filters.
UNIT 3: BIT-LEVEL ARITHMETIC ARCHITECTURES

Bit-level arithmetic architectures – parallel multipliers with sign extension, parallel carry-ripple and
carry-save multipliers, Design of Lyon’s bit-serial multipliers using Horner’s rule, bit-serial FIR filter,
Canonical Signed Digit representation, CSD multiplication using Horner’s rule for precision
improvement, Distributed Arithmetic fundamentals – ROM decomposition for distribution arithmetic
and FIR filters.
UNIT 4: REDUNDANT ARITHMETIC AND NUMERICAL STRENGTH REDUCTION

Introduction, redundant number representations, carry free radix-2 addition and subtraction, hybrid
radix-4 addition, radix-2 hybrid redundant multiplication architectures, data format conversion,
redundant and non-redundant convertors, multiple constant multiplication- linear transformations,
Additive and multiplicative number splitting.

UNIT 5: PROGRAMMABLE DIGITAL SIGNAL PROCESSORS

Introduction, evolution of programmable digital signal processors, important features of DSP


processors, DSP processors for mobile and wireless communications, processors for multimedia
signal processing.

TEXT/ REFERENCE BOOKS

1. Keshab K. Parhi, “VLSI Digital Signal Processing Systems, Design and implementation “,
Wiley, Interscience, 2007.
2. U. Meyer – Baese, “Digital Signal Processing with Field Programmable Gate Arrays”,
Springer, Second Edition, 2004.
3. Douglas A.Pucknell, Kamran Eshraghian, “Basic VLSI design”, Prentice Hall India Learning
Private Limited; 3 edition (1995).
4. John G. Proakis, “Introduction to Digital Signal Processing”, Prentice Hall International
Paperback Editions, 4th Edition.
5. Wayne Wolf,” Modern VLSI Design”, Pearson Education India; 4 edition (2015).

You might also like