0% found this document useful (0 votes)
47 views3 pages

Source Text: Key Words: Error Correction Codes, Control Bits, High Speed Networking, Critical Path

The document discusses the design and implementation of single error correction codes that can protect both data bits and additional control bits that are added to data blocks in networking applications. These control bits help determine how the data is processed and are often on the critical timing path, so it is important for error correction codes to allow for fast decoding of the control bits. The paper proposes single error correction codes that can protect both data and control bits added to data blocks to increase the speed and reliability of high-speed networking devices.

Uploaded by

anon_964951244
Copyright
© © All Rights Reserved
We take content rights seriously. If you suspect this is your content, claim it here.
Available Formats
Download as PDF, TXT or read online on Scribd
0% found this document useful (0 votes)
47 views3 pages

Source Text: Key Words: Error Correction Codes, Control Bits, High Speed Networking, Critical Path

The document discusses the design and implementation of single error correction codes that can protect both data bits and additional control bits that are added to data blocks in networking applications. These control bits help determine how the data is processed and are often on the critical timing path, so it is important for error correction codes to allow for fast decoding of the control bits. The paper proposes single error correction codes that can protect both data and control bits added to data blocks to increase the speed and reliability of high-speed networking devices.

Uploaded by

anon_964951244
Copyright
© © All Rights Reserved
We take content rights seriously. If you suspect this is your content, claim it here.
Available Formats
Download as PDF, TXT or read online on Scribd
You are on page 1/ 3

Source Text

DESIGN AND IMPLEMENTATION OF SINGLE ERROR CORRECTION CODES WITH FAST


DECODING FOR A CRITICAL BITS

Rachamalla Akhila 1

Mtech student 1

1 Department of Electronics and Communication Engineering,

1 SR Engineering College,Warangal,Telangana,

[email protected]

Soma Umamaheshwar 2

Associate professor 2

2 Department of Electronics and Communication Engineering 1 ,

2 SR Engineering College,Warangal, Telangana,

[email protected]

Abstract- Single error correction (SEC) is mostly used for error detection and correction which
is almost used in most of the communication devices at receivers. While in few applications with
the original data few control bits are also added such as ex: flag, sign bit-etc. It is important to
have SEC codes that protect both the data and the associated control bits. It would be very
helpful to decode the data bits, as these are used to determine the processing of the data and
are commonly used on the critical timing path. Using fast decoding the speed of device and
reliability is increased. Here in this project few additional control bits are added which help SEC
codes to make the device highly favorable for networking applications.

Key words : Error correction codes, Control bits, High speed networking, Critical path.

I. INTRODUCTION

NETWORKING applications require high-speed processing of data and thus rely on complex integrated
circuits [1]. In routers and switches, packets typically enter the device through one port, are processed,
and are then sent to one or more output ports. During this processing, data are stored and moved
through the device [2].

Reliability is a key requirement for networking equipment such as core routers [3]. Therefore, the stored
data must be protected to detect and correct errors. This is commonly done using error-correcting codes
(ECCs) [4]. For memories and registers, single error correction (SEC) codes that can correct 1-bit errors
are commonly used [5], [6].

One problem that occurs when protecting the data in networking applications is that, to facilitate its
processing, a few control bits are added to each data block. For example,

flags to mark the start of a packet (SOP), the end of a packet (EOP), or an error (ERR) are commonly
used [7]. These flags are used to determine the processing of the data, and the associated control logic
is commonly on the critical timing path. To access the control bits, if they are protected with an ECC,
Text Analysis
Readability
Flesch Reading Ease: 74.7

Grade Levels
Flesch-Kincaid Grade Level: 4.5
Gunning Fog Index: 8.6
Coleman-Liau Index: 6.1
SMOG: 8.8
Automated Readability Index: 3.9

Average Grade Level 6.4

Statistics
Word Count: 4028
Character Count: 18777
Lexical Density: 95.2%

Unique Words: 951


Complex Words: 595
Number of Paragraphs: 383
Syllable Count: 5964
Sentence Count: 599
Characters Per Word: 4.7
Syllables per Word: 1.5
Average Sentence Length: 6.7

Keywords
1. the 7.6%
2. BITS 3.6%
3. OF 3.6%
4. to 2.4%
5. AND 2.3%
6. in 2.2%
7. is 2%
8. data 2%
9. control 1.7%
10. FOR 1.6%
Plagiarism results

You might also like