Hvled815pf PDF
Hvled815pf PDF
Hvled815pf PDF
Applications
AC-DC LED driver bulb replacement lamps
up to 15 W, with high power factor
AC-DC LED drivers up to 15 W
Description
The HVLED815PF device is a high voltage
primary switcher intended for operating directly
SO16N from the rectified mains with minimum external
parts and enabling high power factor (> 0.90) to
provide an efficient, compact and cost effective
solution for LED driving. It combines a high-
performance low voltage PWM controller chip and
Features an 800 V, avalanche rugged Power MOSFET, in
the same package. There is no need for the
High power factor capability (> 0.9) optocoupler thanks to the patented primary
800 V, avalanche rugged internal 6 Power sensing regulation (PSR) technique. The device
MOSFET assures protection against LED string fault (open
Internal high voltage startup or short).
Primary sensing regulation (PSR)
Table 1. Device summary
± 3% accuracy on constant LED output current
Order code Package Packaging
Quasi-resonant (QR) operation
Optocoupler not needed HVLED815PF Tube
SO16N
Open or short LED string management HVLED815PFTR Tape and reel
Contents
3 Electrical specifications . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 9
3.1 Absolute maximum ratings . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 9
3.2 Electrical characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 9
4 Device description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 14
4.1 Application information . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 14
4.2 Power section and gate driver . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 15
4.3 High voltage startup generator . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 16
4.4 Secondary side demagnetization detection and triggering block . . . . . . . 17
4.5 Constant current operation . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 19
4.6 Constant voltage operation . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 21
4.7 Voltage feedforward block . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 22
4.8 Burst mode operation at no load or very light load . . . . . . . . . . . . . . . . . . 24
4.9 Soft-start and starter block . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 25
4.10 Hiccup mode OCP . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 25
4.11 High power factor implementation . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 26
4.12 Layout recommendations . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 29
5 Package information . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 31
6 Revision history . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 33
List of figures
Figure 1. Application circuit for high power factor LED driver - single range input. . . . . . . . . . . . . . . . 4
Figure 2. Application circuit for standard LED driver . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 5
Figure 3. Block diagram . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 6
Figure 4. Pin connection (top view) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 7
Figure 5. OFF-state drain and source current test circuit . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 11
Figure 6. COSS output capacitance variation . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 12
Figure 7. Startup current test circuit . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 12
Figure 8. Quiescent current test circuit . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 12
Figure 9. Operating supply current test circuit . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 13
Figure 10. Quiescent current during fault test circuit . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 13
Figure 11. Multi-mode operation of HVLED815PF (constant voltage operation) . . . . . . . . . . . . . . . . . 15
Figure 12. High voltage start-up generator: internal schematic . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 16
Figure 13. Timing diagram: normal power-up and power-down sequences . . . . . . . . . . . . . . . . . . . . 17
Figure 14. DMG block, triggering block . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 17
Figure 15. Drain ringing cycle skipping as the load is progressively reduced . . . . . . . . . . . . . . . . . . . 18
Figure 16. Current control principle . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 19
Figure 17. Constant current operation: switching cycle waveforms . . . . . . . . . . . . . . . . . . . . . . . . . . . 19
Figure 18. Voltage control principle: internal schematic . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 22
Figure 19. Feedforward compensation: internal schematic . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 23
Figure 20. Load-dependent operating modes: timing diagrams . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 25
Figure 21. Hiccup mode OCP: timing diagram . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 26
Figure 22. High power factor implementation connection - single range input . . . . . . . . . . . . . . . . . . 27
Figure 23. Suggested routing for the LED driver . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 30
Figure 24. SO16N package outline . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 31
Figure 25. SO16N recommended footprint (dimensions are in mm) . . . . . . . . . . . . . . . . . . . . . . . . . . 32
4/34
Lin T1 O u tp o u t D i o d e Vout
VIN 1 10 J1
CON1
3
2 9
Cin
Cin
EMI FILTER Bridge Diode R12
+
Rf 3 8 C12 C13
J2 F1 1A_DIP 4 Minimum Load
2 1 Cout Bulk Cout SMD
7
Rsnubber
Lf
Csnubber
CON1
-
5 6 J3
Cf Cf CON1
TRANSFORMER
4
J4 Lf
Principle application circuit and block diagram
CON1 Rf
C10
U1
VIN D5 Rsense HVLED8xxPF
Y 1 - SAFETY
Rsense 1
SOURCE
S nubber D iode
RA 16
DocID023409 Rev 5
DRAIN
R1 (500 - 1.5k)CS 2
CS 15
220pF-1nF DRAIN
RB
C_Vcc (10uF MIN) VCC 3 14
VCC DRAIN
Cf (330nF-680nF) 7
Rf (8k-15k)
COMP VCC D2
1N 4148
NA 8 R-VCC (10-100ohm)
Cp (1n-10nF) N.A. C_VCC (470nF)
AM13207v1
HVLED815PF
Figure 2. Application circuit for standard LED driver
T2 O u tp o u t D i o d e 1 Vout
VIN 1 10 J5
CON1
3
2 9
EMI FILTER Bridge Diode R18
+
Rf 3 8 C16 C27
J7 F2 1A_DIP 4 Minimum Load
2 1 Cout Bulk Cout SMD
Cin
7
Csnubber
Lf
Rsnubber
CON1
-
5 6 J6
Cf Cf CON1
TRANSFORMER
4
J8 Lf
CON1 Rf
C23
U2
Rsense HVLED8xxPF
Y 1 - SAFETY
Rsense 1
SOURCE
S nubber D iode
16
DRAIN
2
CS 15
DRAIN
14
DocID023409 Rev 5
C_Vcc (10uF) VCC 3
VCC DRAIN
4 13
GND DRAIN
C_ILED (10uF) 5
ILED
Cf (330nF/680nF) 7
Rf (8.2k-15k)
COMP VCC D8
1N 4148
NA 8 R-VCC (10ohm)
Cp (1nF/10nF) N.A. C_VCC (470nF)
AM13208v1
5/34
Principle application circuit and block diagram
1.2 Block diagram
6/34
Figure 3. Block diagram
DEMAG
LOGIC
RDMG DRIVING
DMG CONSTANT LOGIC
Principle application circuit and block diagram
CURRENT
REGULATION
RFB 3.3 V
VILED VCS
Vref 1V
OCP
DocID023409 Rev 5
Constant Voltage RA
Regulation
RCOMP
CLED
RSENSE
CCOMP
RPF ROS
AM13209v1
HVLED815PF
HVLED815PF Pin description and connection diagrams
SOURCE 11 16
16 DRAIN
CS 22 15
15 DRAIN
VCC 33 14
14 DRAIN
GND 44 13
13 DRAIN
ILED 55 12
12 N.C.
DMG 66 11
11 N.A.
COMP 77 10
10 N.A.
N.A. 88 9 N.A.
AM13210v1
Ground.
Current return for both the signal part of the IC and the gate drive. All of the ground
4 GND
connections of the bias components should be tied to a trace going to this pin and kept
separate from any pulsed current return.
Constant current (CC) regulation loop reference voltage.
An external capacitor CLED is connected between this pin and GND. An internal circuit
5 ILED develops a voltage on this capacitor that is used as the reference for the MOSFET’s peak drain
current during CC regulation. The voltage is automatically adjusted to keep the average output
current constant.
Transformer demagnetization sensing for quasi-resonant operation and output voltage monitor.
A negative-going edge triggers the MOSFET turn-on, to achieve quasi-resonant operation
(zero voltage switching).
The pin voltage is also sampled-and-held right at the end of transformer demagnetization to get
6 DMG an accurate image of the output voltage to be fed to the inverting input of the internal,
transconductance-type, error amplifier, whose non-inverting input is referenced to 2.5 V. The
maximum IDMG sunk/sourced current must not exceed ± 2 mA (AMR) in all the VIN range
conditions.
No capacitor is allowed between the pin and the auxiliary transformer.
Output of the internal transconductance error amplifier. The compensation network is placed
7 COMP between this pin and GND to achieve stability and good dynamic performance of the voltage
control loop.
8 N. A. Not available. These pins must be connected to GND.
9 - 11 N. A. Not available. These pins must be left not connected.
12 N. C. Not internally connected. Provision for clearance on the PCB to meet safety requirements.
Drain connection of the internal power section.
13 - 16 DRAIN The internal high voltage startup generator sinks current from this pin as well. Pins connected
to the internal metal frame to facilitate heat dissipation.
3 Electrical specifications
Power section
V(BR)DSS Drain-source breakdown ID < 100 µA; TJ = 25 °C 800 V
VDS = 750 V; TJ = 125 °C(3)
IDSS OFF-state drain current 80 µA
See Figure 5
ID = 250 mA; TJ = 25 °C 6 7.4
RDS(on) Drain-source ON-state resistance
ID = 250 mA; TJ = 125 °C(3) 14.8
Effective (energy related) output (3)
COSS See Figure 6
capacitance
High voltage startup generator
VSTART Min. drain start voltage ICHARGE < 100 µA 40 50 60 V
VDRAIN > VStart; VCC < VCCOn
4 5.5 7
ICHARGE VCC startup charge current TJ = 25 °C mA
VDRAIN > VStart; VCC<VCCOn +/- 10%
(4) 9.5 10.5 11.5 V
VCC restart voltage
VCC_RESTART
(VCC falling) After protection tripping 5
Supply voltage
VCC Operating range After turn-on 11.5 23
(4)
VCC_ON Turn-on threshold 12 13 14 V
Current reference
VILEDx Maximum value VCOMP = VCOMPL 1.5 1.6 1.7 V
(6)
VILED = 0.41 V, VDMG = 0 V;
VCLED Current reference voltage 207.76 212 216.24 mV
TJ = 25 °C
Current sense
tLEB (5)
Leading-edge blanking 330 ns
TD Delay-to-output (H-L) 90 200 ns
VCSx (4)
Max. clamp value dVcs/dt = 200 mV/µs 0.7 0.75 0.8 V
(4)
VCSdis Hiccup mode OCP level 0.92 1 1.08 V
1. VCC = 14 V (unless otherwise specified).
2. Limits are production tested at TJ = TA = 25 °C, and are guaranteed by statistical characterization in the range
TJ -25 to +125 °C.
3. Not production tested, guaranteed statistical characterization only.
4. Parameters tracking each other (in the same section).
5. Guaranteed by design.
6. Production tested only.
14V Idss
A
VDD DRAIN
AM13211v1
Note: The measured IDSS is the sum between the current across the startup resistor and the
effective MOSFET’s OFF-state drain current.
&RVV>S)@
9GV>9@
$0Y
Iccstart-up A 11.8 V
VDD DRAIN
2.5V + CURRENT
CONTROL
DMG -
AM13213v1
Iq_meas A 14V
VDD DRAIN
2.5V + CURRENT
CONTROL
DMG -
3V 0.8V
10k 0.2V
AM13214v1
Icc 1.5K 2W
A 15V
27k
VDD DRAIN
220k
2.5V + CURRENT 150V
CONTROL
DMG -
10
2.8V
5.6
50 kHz -5V
AM13215v1
Note: The circuit across the DMG pin is used for switch on synchronization.
Iq(fault) A 14V
VDD DRAIN
2.5V + CURRENT
CONTROL
DMG -
AM13216v1
4 Device description
The HVLED815PF device is a high voltage primary switcher intended for operating directly
from the rectified mains with minimum external parts to provide high power factor (> 0.90)
and an efficient, compact and cost effective solution for LED driving. It combines a high-
performance low voltage PWM controller chip and an 800 V, avalanche rugged Power
MOSFET, in the same package.
The PWM is a current mode controller IC specifically designed for ZVS (“Zero Voltage
Switching”) flyback LED drivers, with constant output current (CC) regulation using primary
sensing feedback (PSR). This eliminates the need for the optocoupler, the secondary
voltage reference, as well as the current sense on the secondary side, while still maintaining
a good LED current accuracy. Moreover, it guarantees a safe operation when short-circuit of
one or more LEDs occurs.
The device can also provide a constant output voltage regulation (CV): it allows the
application to be able to work safely when the LED string opens due to a failure.
In addition, the device offers the shorted secondary rectifier (i.e. LED string shorted due to
a failure) or transformer saturation detection.
Quasi-resonant operation is achieved by means of a transformer demagnetization sensing
input that triggers MOSFET turn-on. This input serves also as both output voltage monitor,
to perform CV regulation, and input voltage monitor, to achieve mains-independent CC
regulation (line voltage feedforward).
The maximum switching frequency is top limited below 166 kHz, so that at medium-light
load a special function automatically lowers the operating frequency while still maintaining
the operation as close to ZVS as possible. At very light load, the device enters a controlled
burst mode operation that, along with the built-in high voltage startup circuit and the low
operating current of the device, helps minimize the residual input consumption.
Although an auxiliary winding is required in the transformer to correctly perform CV/CC
regulation, the chip is able to power itself directly from the rectified mains. This is useful
especially during CC regulation, where the flyback voltage generated by the winding drops.
Moreover, the device is able to work in different modes depending on the LED's driver load
condition (see Figure 11):
1. QR mode at heavy load. Quasi-resonant operation lies in synchronizing MOSFET's
turn-on to the transformer's demagnetization by detecting the resulting negative-going
edge of the voltage across any winding of the transformer. Then the system works
close to the boundary between discontinuous (DCM) and continuous conduction
(CCM) of the transformer. As a result, the switching frequency is different for different
line/load conditions (see the hyperbolic-like portion of the curves in Figure 11).
Minimum turn-on losses, low EMI emission and safe behavior in short-circuit are the
main benefits of this kind of operation.
2. Valley-skipping mode at medium/ light load. Depending on voltage on COMP pin, the
device defines the maximum operating frequency of the converter. As the load is
reduced, MOSFET's turn-on does not occur any more on the first valley but on the
second one, the third one and so on. In this way the switching frequency is no longer
increased (piecewise linear portion in Figure 11).
3. Burst mode with no or very light load. When the load is extremely light or disconnected,
the converter enters a controlled on/off operation with constant peak current.
Decreasing the load result in frequency reduction, which can go down even to few
hundred hertz, thus minimizing all frequency-related losses and making it easier to
comply with energy saving regulations or recommendations. Being the peak current
very low, no issue of audible noise arises.
f osc
Input voltage
f sw Valley-skipping
mode
Burst-mode
Quasi-resonant mode
0
Pinmax
Pin
AM13561v1
DRAIN
14V 12M
Mains UVLO
Vcc_OK
HV_EN IHV
VCC
CONTROL
Icharge
GND
AM13562v1
With reference to the timing diagram of Figure 13, when power is applied to the circuit and
the voltage on the input bulk capacitor is high enough, the HV generator is sufficiently
biased to start operating, thus it will draw about 5.5 mA (typical) to the VCC capacitor.
Most of this current will charge the bypass capacitor connected between the VCC pin and
ground and make its voltage rise linearly. As soon as the VCC pin voltage reaches the
VCC_ON turn on threshold (13 V typ.) the chip starts operating, the internal Power MOSFET
is enabled to switch and the HV generator is cut off by the Vcc_OK signal asserted high.
The IC is powered by the energy stored in the VCC capacitor.
The chip is able to power itself directly from the rectified mains: when the voltage on the
VCC pin falls below VCC_RESTART (10.5 V typ.), during each MOSFET's off-time the HV
current generator is turned on and charges the supply capacitor until it reaches the VCC_ON
threshold.
In this way, the self-supply circuit develops a voltage high enough to sustain the operation of
the device. This feature is useful especially during constant current (CC) regulation, when
the flyback voltage generated by the auxiliary winding alone may not be able to keep VCC
pin above VCC_RESTART.
VStart
t
VCC
VccON
Vccrestart
t
DRAIN
t
ICHARGE
5.5 mA
AM13563v1
Rf b STARTER
Aux
- TURN-ON
LOGIC S
+
110mV Q To Driv er
60mV
From CC/CV Block LEB R
From OCP
AM13564v1
The triggering block is blanked after MOSFET's turn-off to prevent any negative-going edge
that follows leakage inductance demagnetization from triggering the DMG circuit
erroneously. This TBLANK blanking time is dependent on the voltage on COMP pin: it is
TBLANK = 30 µs for VCOMP = 0.9 V, and decreases almost linearly down to TBLANK = 6 µs for
VCOMP = 1.3 V.
The voltage on the pin is both top and bottom limited by a double clamp, as illustrated in the
internal diagram of the DMG block of Figure 14. The upper clamp is typically located
at 3.3 V, while the lower clamp is located at -60 mV. The interface between the pin and the
auxiliary winding will be a resistor divider. Its resistance ratio as well as the individual
resistance values will be properly chosen (see Section 4.6, Section 4.7 on page 22 and
Section 4.11 on page 26).
Please note that the maximum IDMG sunk/sourced current has to not exceed ±2 mA (AMR)
in all the VIN range conditions. No capacitor is allowed between DMG pin and the auxiliary
transformer.
The switching frequency is top limited below 166 kHz, as the converter's operating
frequency tends to increase excessively at light load and high input voltage.
A starter block is also used to start up the system, that is, to turn on the MOSFET during
converter power-up, when no or a too small signal is available on the DMG pin. The starter
frequency is 2 kHz if COMP pin is below burst mode threshold, i.e. 1 V, while it becomes
8 kHz if this voltage exceeds this value.
After the first few cycles initiated by the starter, as the voltage developed across the auxiliary
winding becomes large enough to arm the DMG circuit, MOSFET's turn-on will start to be
locked to transformer demagnetization, hence setting up QR operation. The starter is
activated also when the IC is in “Constant Current” regulation and the output voltage is not
high enough to allow the DMG triggering.
If the demagnetization completes - hence a negative-going edge appears on the DMG pin -
after a time exceeding time TBLANK from the previous turn-on, the MOSFET will be turned
on again, with some delay to ensure minimum voltage at turn-on. If, instead, the negative-
going edge appears before TBLANK has elapsed, it will be ignored and only the first
negative-going edge after TBLANK will turn-on the MOSFET. In this way one or more drain
ringing cycles will be skipped (““valley-skipping mode”, Figure 15) and the switching
frequency will be prevented from exceeding 1/TBLANK.
Figure 15. Drain ringing cycle skipping as the load is progressively reduced
VDS VDS VDS
t t t
TON TFW TW
Pin = Pin' Pin = Pin'' < Pin' Pin = Pin''' < Pin''
(limit condition)
AM13565v1
Note: That when the system operates in valley skipping-mode, uneven switching cycles may be
observed under some line/load conditions, due to the fact that the OFF-time of the MOSFET
is allowed to change with discrete steps of one ringing cycle, while the OFF-time needed for
cycle-by-cycle energy balance may fall in between. Thus one or more longer switching
cycles will be compensated by one or more shorter cycles and vice versa. However, this
mechanism is absolutely normal and there is no appreciable effect on the performance of
the converter or on its output voltage.
Iref
R From CS pin
Q
S
Q
Rdmg DMG DEMAG R
LOGIC
Icled
Rf b
Aux ILED
CLED
AM13566v1
IPRIM
t
ISEC
TONSEC
Q
ICLED
IREF
t
VILED/R
T
AM13567v1
The capacitor CLED has to be chosen so that its voltage VILED can be considered as
a constant. Since it is charged and discharged by currents in the range of some ten µA
(IREF = 20 µA typ.) at the switching frequency rate, a capacitance value in the range
4.7 - 10 nF is suited for switching frequencies in the ten kHz. When high power factor
schematic is implemented, a higher capacitor value should be used (i.e. 1 µF - 10 µF).
The average output current IOUT can be expressed as:
Equation 1
Where ISEC is the secondary peak current, TONSEC is the conduction time of the secondary
side and T is the switching period.
Taking into account the transformer ratio N between primary and secondary side, ISEC can
also be expressed as a function of the primary peak current IPRIM:
Equation 2
Equation 3
Equation 4
where VCLED = R * IREF and it is internally defined (0.2 V typical - see Table 5: Electrical
characteristics on page 9).
The VILED pin voltage is internally compared with the CS pin voltage (constant current
comparator):
Equation 5
Combining (1), (2), (4), and (5) the average output current results:
Equation 6
Equation 6 shows that the average output current IOUT does not depend anymore on the
input voltage VIN or the output voltage VOUT, neither on transformer inductance values. The
external parameters defining the output current are the transformer ratio n and the sense
resistor RSENSE.
Equation 6 is valid for both standard and high power factor implementation.
Equation 7
Where NAUX and NSEC are the auxiliary and secondary turn's number respectively.
The RDMG resistor value can be defined depending on the application parameters
(see Section 4.7: Voltage feedforward block).
Rdmg DMG -
S/H - To PWM Logic
+ EA
+ CV
Rf b 2.5V
Aux DEMAG
LOGIC
From CS pin
COMP
R
AM13568v1
Equation 8
The previous terms introduce a small error on the calculated average output current set-
point, depending on the input voltage.
The HVLED815PF device implements a line feedforward function, which solves the issue by
introducing an input voltage dependent offset on the current sense signal, in order to adjust
the cycle-by-cycle current limitation.
The internal schematic is shown in Figure 19.
DRAIN
Rfb CC -
Aux IFF Block PWM
+ CC LOGIC
Rff
CS SOURCE
Rsense
AM13569v1
During MOSFET's ON-time the current sourced from DMG pin is mirrored inside the
“Feedforward Logic” block in order to provide a feedforward current, IFF.
Such “feedforward current” is proportional to the input voltage according to Equation 9:
Equation 9
Equation 10
Equation 11
Equation 12
This offset is proportional to VIN and it is used to compensate the current overshoot,
according to Equation 13:
Equation 13
Equation 14
In this case the peak drain current does not depend on input voltage anymore, and as
a consequence the average output current IOUT does not depend from the VIN input voltage.
When high power factor is implemented (see Section 4.11), the feedforward current has to
be minimized because the line regulation is assured by the external offset circuitry (see
Figure 1: Application circuit for high power factor LED driver - single range input on page 4).
The maximum value is limited by the minimum IDMG internal current needed to guarantee
the correct functionality of the internal circuitry:
Equation 15
COMP
50 mV hysteresis (Hys)
VCOMPL
IDS
t
AM13570v1
Ultimately, this will result in a low-frequency intermittent operation (hiccup mode operation),
with very low stress on the power circuit. This special condition is illustrated in the timing
diagram of Figure 21.
VCC
Secondary diode is shorted here
VccON
VccOFF
Vccrest
VCS t
1V
Vcsdis
VDS t
Two switching cycles
t
AM13571v1
Figure 22. High power factor implementation connection - single range input
DRAIN
Rf b CC -
Aux IFF Block1 PWM
+ CC LOGIC2
Rf f
CS SOURCE
RPF R1
ROS Rsense
COS
AM13572v1
The components selection flow starts from the RDMG resistor: this resistor has to be
selected in order to minimize the internal feedforward effect.
The maximum selectable value is limited by the minimum internal current circuitry IDMG
needed to guarantee the correct functionality of the internal circuitry:
Equation 16
where NAUX and NPRIM are the auxiliary and primary turn's number respectively and VIN_MIN
is the minimum rms input voltage of the application (i.e. 88 V for 110 Vac or 175 V for 230
Vac range).
The RFB resistor defines the VOUT output voltage value in the open circuit condition (no-load
condition, i.e. no LED on the output of LED driver) and it can be selected using the following
relationship:
Equation 17
where NAUX and NSEC are the auxiliary and secondary turn's number respectively and VREF
is the internal reference voltage (VREF = 2.51 V typ - see Table 5: Electrical characteristics
on page 9).
The R1 resistor is typically selected in the range of 500 - 1.5 k in order to minimize the
internal feedforward effect and to minimize the power dissipation on the RA/RB resistor
offset circuitry.
The RA, RB, ROS resistors are selected to add a positive offset on CS pin in order to keep
a good line regulation over the input voltage range and cab be selected using Equation 18:
Equation 18
Where VOS_TYP is the desired voltage across COS capacitor applying the VIN_TYP typical
input voltage (i.e. VIN_TYP = 220 V for 176/264 Vac input range); FSW is the switching
frequency and can be estimated using Equation 19, where fT and fR are the transition and
resonant frequency respectively:
Equation 19
Equation 20
Equation 21
Equation 22
Using the previous ROS resistor value the RPF resistor can be estimated using Equation 23:
Equation 23
Finally the current sense resistor RSENSE can be estimated in order to select the
desiderated average output current value:
Equation 24
where VCLED is internally defined (0.2 V typical - see Table 5: Electrical characteristics on
page 9).
AC
AC
VCC DRAIN
RDMG
DMG
RCOMP R1
CLED
CCOMP
RSENSE
AM13573v1
5 Package information
0016020_F
A 1.75
A1 0.10 0.25
A2 1.25
b 0.31 0.51
c 0.17 0.25
D 9.80 9.90 10.00
E 5.80 6.00 6.20
E1 3.80 3.90 4.00
e 1.27
h 0.25 0.50
L 0.40 1.27
k 0 8°
ccc 0.10
6 Revision history
22-Oct
Information in this document is provided solely in connection with ST products. STMicroelectronics NV and its subsidiaries (“ST”) reserve the
right to make changes, corrections, modifications or improvements, to this document, and the products and services described herein at any
time, without notice.
All ST products are sold pursuant to ST’s terms and conditions of sale.
Purchasers are solely responsible for the choice, selection and use of the ST products and services described herein, and ST assumes no
liability whatsoever relating to the choice, selection or use of the ST products and services described herein.
No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted under this document. If any part of this
document refers to any third party products or services it shall not be deemed a license grant by ST for the use of such third party products
or services, or any intellectual property contained therein or considered as a warranty covering the use in any manner whatsoever of such
third party products or services or any intellectual property contained therein.
UNLESS OTHERWISE SET FORTH IN ST’S TERMS AND CONDITIONS OF SALE ST DISCLAIMS ANY EXPRESS OR IMPLIED
WARRANTY WITH RESPECT TO THE USE AND/OR SALE OF ST PRODUCTS INCLUDING WITHOUT LIMITATION IMPLIED
WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE (AND THEIR EQUIVALENTS UNDER THE LAWS
OF ANY JURISDICTION), OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.
ST PRODUCTS ARE NOT DESIGNED OR AUTHORIZED FOR USE IN: (A) SAFETY CRITICAL APPLICATIONS SUCH AS LIFE
SUPPORTING, ACTIVE IMPLANTED DEVICES OR SYSTEMS WITH PRODUCT FUNCTIONAL SAFETY REQUIREMENTS; (B)
AERONAUTIC APPLICATIONS; (C) AUTOMOTIVE APPLICATIONS OR ENVIRONMENTS, AND/OR (D) AEROSPACE APPLICATIONS
OR ENVIRONMENTS. WHERE ST PRODUCTS ARE NOT DESIGNED FOR SUCH USE, THE PURCHASER SHALL USE PRODUCTS AT
PURCHASER’S SOLE RISK, EVEN IF ST HAS BEEN INFORMED IN WRITING OF SUCH USAGE, UNLESS A PRODUCT IS
EXPRESSLY DESIGNATED BY ST AS BEING INTENDED FOR “AUTOMOTIVE, AUTOMOTIVE SAFETY OR MEDICAL” INDUSTRY
DOMAINS ACCORDING TO ST PRODUCT DESIGN SPECIFICATIONS. PRODUCTS FORMALLY ESCC, QML OR JAN QUALIFIED ARE
DEEMED SUITABLE FOR USE IN AEROSPACE BY THE CORRESPONDING GOVERNMENTAL AGENCY.
Resale of ST products with provisions different from the statements and/or technical features set forth in this document shall immediately void
any warranty granted by ST for the ST product or service described herein and shall not create or extend in any manner whatsoever, any
liability of ST.
ST and the ST logo are trademarks or registered trademarks of ST in various countries.
Information in this document supersedes and replaces all information previously supplied.
The ST logo is a registered trademark of STMicroelectronics. All other names are the property of their respective owners.