8 Bit Alu Using Gdi Technique
8 Bit Alu Using Gdi Technique
8 Bit Alu Using Gdi Technique
C. Full Adder
A full adder is a combinational circuit that
performs the arithmetic sum of three input bits. It consists of
three inputs and two outputs.
Adders are widely used in digtal VLSI systems.By
improving the performance of adder cell,we can increase the Fig. 6. Schematic of 1-Bit ALU Stage
performance of the ALU.Here Adder is the key component
in the ALU to perform arithmetic operations.By realizing The first 4x1 multiplexer is responsible for the B
the full adder in less transistors reduces the area of the
ALU.Full adder is realized using 18 transistors.
Fig. 4. Full-Swing Full Adder cell operand based on the values of S0 and S1 selection lines it
E.Logic Block selects from logic 1, B, B and logic 0 to generate the
decrement,addition,subtraction and the increment operations
Logic block is used to perform logical operations respectively.
in the ALU.We can take these operations in the full adder The output of first multiplexer is given to the operand
cell also but,the circuit becomes complex and delay B input of the full adder alongside with operand A and C
becomes high.So,we take a separate block in order to reduce output of the arithmetic operation is calculated form the next
the delay time .The Logic block can mainly perform 4
operations i.e..,AND,OR,XOR and XNOR. equation.
G = A + B + CIN
For decrement operation operand A is summed with logic
Fig. 5.Logic block 1 which represents -1 in 2's complement with C = 0, this
gives G = A – 1. In addition operation operand A is summed
with operand B with C = 0, this gives G = A + B.
Subtraction is achieved using 2's complement operand A is
IV. Arithmetic Logic Unit summed with the complement of operand B with C = 1, this
An ALU is a key component in the Central Processing gives G = A +B+1 which is equivalent to A – B. And for
Unit (CPU) of a computer.It is a combinational circuit which increment operation,operand A is summed with logic 0 with
C = 1, this gives G = A + 1.
performs arithmetic operations such as addition, subtraction,
increment, decrement and logic operations such as AND, The second 4x1 multiplexer used for selection of logic
OR, XOR and XNOR . operation according to S0 and S1, while the second 2x1
The proposed design of the 8-Bit ALU multiplexer used to selects between arithmetic and Logic
consists of 2 stages, each stage is an 4-Bit ALU tand 4-bit operation. Table II summarizes the truth table of the
consists 4 stages,each stage is an 1-Bit ALU realized using proposed 8-Bit ALU.
the previously discussed circuits as follows:
The 4-bit ALU design consists of four stages of 1- TABLE II. TRUTH TABLE OF THE PROPOSED 8-BIT ALU
bit ALU and one 2x1 Multiplexer as shown in Fig. 7.
No. of
Design Technology Power(μW)
Transistors
GDI design
250nm 464 2100.40 μW
REFERENCES
The analysis and simulation indicate that the proposed ALU
[1] A. Morgenshtein, A. Fish, and I. A. Wagner, “Gate-diffusion
design technique optimized and reduced the area by 61% input (GDI): A power-efficient method for digital combinatorial
compared to the CMOS design, while maintaining full- circuits,” IEEE Trans. Very Large Scale Integr. Syst., vol. 10, no.
swing operation and the power consumption of the 8-bit 5, pp. 566– 581, 2002.
[2] A. Morgenshtein, I. Shwartz, and A. Fish, “Gate Diffusion Input
ALU is reduced by 52%. (GDI) logic in standard CMOS nanoscale process,” 2010 IEEE
CONCLUSION 26th Conv. Electr. Electron. Eng. Isr. IEEE 2010, pp. 776–780,
2010.
In this paper a 8-Bit ALU is designed using the full-swing [3] A. Morgenshtein, V. Yuzhaninov, A. Kovshilovsky, and A. Fish,
GDI technique optimized and reduced the area by 61% “Full-swing gate diffusion input logic - Case-study of low-power
compared to the CMOS design, while maintaining full- CLA adder design,” Integr. VLSI J., vol. 47, no. 1, pp. 62–70,
2014.
swing operation. Hence the power consumption of the 8-bit [4] M. M. Mano and C. R. Kime, Logic and Computer Design
ALU reduced by 52%.The proposed design consists of 464 Fundamentals. 2015.
transistors compared to CMOS 1184 transistors.Based on [5] M. A. Ahmed and M. A. Abdelghany, “Low power 4-Bit
Arithmetic Logic Unit using Full-Swing GDI technique,” in
the results, it can be concluded that the proposed 8-bit ALU Proceedings of 2018 International Conference on Innovative
in full-swing GDI technique is suitable for low energy high Trends in Computer Engineering, ITCE 2018, 2018, vol. 2018–
-speed VLSI applications. Further study in this work would March, no. Itce, pp. 193– 196.
be using the 8-bit ALU as a building block to implement 16- [6] M. Shoba and R. Nakkeeran, “GDI based full adders for energy
efficient arithmetic applications,” Eng. Sci. Technol. an Int. J.,
bit and 32-bit ALU.
vol. 19, no. 1, pp. 485–496, 2016.