0% found this document useful (0 votes)
162 views2 pages

Synopsys VCS IP Block Verification Ieee 1149-1-2013

Synopsys VCS IP Block Verification Ieee 1149-1-2013

Uploaded by

Ki Ki
Copyright
© © All Rights Reserved
We take content rights seriously. If you suspect this is your content, claim it here.
Available Formats
Download as PDF, TXT or read online on Scribd
0% found this document useful (0 votes)
162 views2 pages

Synopsys VCS IP Block Verification Ieee 1149-1-2013

Synopsys VCS IP Block Verification Ieee 1149-1-2013

Uploaded by

Ki Ki
Copyright
© © All Rights Reserved
We take content rights seriously. If you suspect this is your content, claim it here.
Available Formats
Download as PDF, TXT or read online on Scribd
You are on page 1/ 2

FOR IMMEDIATE RELEASE

Intellitech iJTAGServer Brings IEEE 1149.1-2013


IP Block Verification to Synopsys VCS
Interoperability enables pre-silicon verification of IP blocks with comprehensive metrics on IP
documentation and operational quality

Dover, NH --(September 9th, 2015) - Intellitech Corporation has announced interoperability between its
NEBULA silicon debugger, the Intellitech iJTAGServer bridge, and the Synopsys VCS® functional
verification environment. The integrated solution enables IP providers the ability to develop and validate
computer-readable IEEE compliant descriptions for Silicon Instruments™, the IP blocks in a SoC that are
accessible via IEEE 1149.1/JTAG. These IP blocks enable critical on-chip configuration, monitoring and test
throughout the life-cycle of a SoC (System on Chip). PVT (Process-Voltage-Temperature) monitors, SERDES
analog parameters, Electronic Chip IDs, PLL control and memory BISRs (Built-In-Self-Repair) are a few
examples of Silicon Instruments which are used during first silicon bring-up, production IC test or with the IC
in-situ on a PCB (Printed Circuit Board).

Silicon Instrument documentation is developed using Intellitech's NEBULA software as a front end, and the
Synopsys VCS verification environment provides the expected responses and code coverage metrics.
NEBULA reads IEEE 1149.1-2013 compliant IP models that describe the Silicon Instrument abstractly and
uses 1149.1 PDL (Procedural Description Language) to perform transactions to and from the instrument in
simulation as would occur in a real SoC. IEEE 1149.1-2013 PDL is used as a complement to SystemVerilog.
1149.1 PDL has specific capabilities targeted for JTAG accessible Silicon Instruments that SystemVerilog
can't achieve. Once PDL for a Silicon Instrument is validated using Synopsys VCS, the same PDL
documentation can then be re-used by the SoC integrator and the ATE engineer without concern for the
documentation correctness or robustness of the verification. That same instrument PDL can also be re-used
by the system company using the SoC to talk to the instrument for board test (e.g., SERDES) or test in the
field.

"Synopsys has a long history of advancing product interoperability through standards bodies as well as
programs of our own, such as in-Sync™," remarks Karen Bartleson, senior director of Corporate Programs and
Initiatives at Synopsys, Inc. "Through in-Sync, Intellitech can help our mutual customers meet their IEEE
1149.1-2013 based verification needs."

"We are pleased to be a member of Synopsys' in-Sync Program," said CJ Clark, Intellitech's chief executive
officer (CEO). "Through Synopsys' keen insight on the benefits of interoperability; we were able to develop a
PDL bridge to VCS for our mutual customers to perform metric-driven instrument verification. For the first
time in the industry, customers of instrument IP can not only contractually specify IEEE 1149.1-2013
compliance, but also require pre-validated IEEE 1149.1-2013 documentation and code coverage metrics from
their IP provider. The SoC integrator can then take this pre-validated documentation and use it directly on
ATE, avoiding the costs of re-interpretation of the IP provider's test vectors and instrument intent. The time to
validate instrument operation and descriptions is not post-silicon on the IC tester; that adds risk, schedule
impact and ultimately cost", he noted.
About Synopsys in-Sync™ Program

As a leader in electronic design automation (EDA) and semiconductor IP, Synopsys delivers software, IP and
services to help engineers address their design, verification, system and manufacturing challenges. Through the
in-Sync program, Synopsys promotes interoperability between its tools and other EDA companies' tools to
help mutual customers meet their stringent design flow requirements. Learn more at www.synopsys.com.

About Intellitech Corporation

Intellitech is an industry leader in ATE for test and silicon debug of IEEE 1149.x based products. The
company is sought out by customers to provide methodologies, IP and tools which lower a customer's cost in
developing or manufacturing an electronic product. More information about Intellitech can be found at
www.intellitech.com. Intellitech is a registered trademark of Intellitech Corp. in the U.S., E.U. and other
countries. "Silicon Instruments" is a trademark of Intellitech Corp.

You might also like