Computer Architecture Cheat Sheet

Download as pdf or txt
Download as pdf or txt
You are on page 1of 5
At a glance
Powered by AI
Some key concepts discussed in the text include cache organization, cache hit/miss rates, and techniques to improve cache performance like multi-level caching.

Cache is used to improve performance by taking advantage of locality of reference. Concepts discussed include cache hit rate, miss rate, block size, associativity, and write policies. Multi-level caching with different levels (L1, L2 etc.) is also mentioned.

RAID (Redundant Array of Independent Disks) allows storing data across multiple disks for redundancy and performance. Common levels discussed are RAID 1 (mirroring), RAID 4 (dedicated parity disk), and RAID 5 (distributed parity across disks).

!

In st Mem

i i 系 余 i %
nicyz

EPA
sbmt

324
Int TA
龇 Rs Rt Rd
,

3 2


TA

110
_ 3 2
·

4 an
⒨ 门 _

台 432 Pc

ㄙㄨ

X 3 2 0
L 出

3 2

In teh
get
st .

o
3 2
6
T.mn 6
1
1

cut
幽in
321
Ryde
? 肚

gila
Men 2
Wr ? R Ra Rb .

Al Use ( function ) .
Pg .

Equo
bus W bus A

A
L 0

1327 bus 3 1
32
0
3 2
V
man he M

161
M U

i u
t
x
?

Ǐ
X 3 2 Ah
a k

, 1

6 (shame )
i
I mm
1

鬣 1

Data in

AL Use .

Ex
top
)
( ) ( not
sign
sign

黎igy5.ge
Insto AN
pains Write
2 :
3 :

Stage

Decode

Cache ( 4 )

oo
i
Index Hsu
ways Tag gu
,

31013090- 82
iO

i
Data Data

i
V Data
V
T T V

:
V
Tag Data Tag
。 。 。

i ! ! i ! !
i

i i

i
' t

D
t t t t t
t t

. e e e

i i i i i i i i i i i i
'
l
' '
l i
l 1
- - -
-

2 5 5 2 5 5 2 5 5 2 5 5

1 1 1 1 1 1 1 1

her her her her


in
Register processor
.

in able
mi Input

blear
in

Control

CMT.ie
a

Rlw ?
.

to
n
Data out
c
Data path A
channel channel (反 反 1 Address
Program
p

n .
pc


ák W Bytes
low H Data .

Gate registers
.

: ,


Enable R Data
Data
Nc Threshold )
i
Write Aw
V
gate )
.

:
.

on

) Asserted ( )
to is
Outpu
1

Negated
the when ng me .

when high
vg
R )
.

Low

Pass week is CVdd-V.ch ) Amdahl ; Law :


Big
Idea ?
Memory Hiway
Pass
strong
0 's
ground 1
f ) 十 in Inner

. 瞿


LI
Moore 's law
f 波 并行 处理 的

可 比

.
:

Transition 1 chip

life
2 2
'

eey
zx
jean
'

并行机 数
,

心 '

m :

比 L a

size of
→many
1
1

l ←

Gate 火 T Two Sample meant ( 从 2 3 ) :

Not
a y .

各位 取 反 再 +1
Idea
Leahy
.

a 的 , Big
One 's complement

some
各位 取 反 h time )
(
locality
.

Temporal Locality
人 小心 Gate .

Dileita
Z T Affect Insur Gmt

/ high
二 1
:
.

( loc
2.cn 工
Spatial Locality a
space
) ,

MRMWRwmz.RS?Sil.
.

3. Clk Rate

immjnaxttxxtFYtxztoimipcs.ci
.
.

or
1 2
Algorithm 信号 名
.

0 '

"
To xt 女 二 1
Lynge 新 器 来自 rtczi.it ) 来自 rd ( 1 5 门 )
in 写 、

ng
,
.

1
Compiler
2
X 0 二 0 x 一
1 1 二 1 口

2 3 Write
1 5 .

Is A
Rg
1 .

X 1 二 X x 一1
0 二 X

xx 二 X × 十 × 二 × 第二 个 仔 儿 操作 数

读 数据 2 ←
n.ws .

Pct Pct 4 pct 分 支 地址 ,

( NY ) 2 X.tl
Y十 )
2
=

xyz
Z

1

⒳ i z

=
)
i

a

Yt X 十 Y Z Y妙
) ( × 十 2 read /
X Z
_
.

NZ ) x ( Mem

x 二

)二
Y Man write 写
冫 1
*Y × X Y ) x_x

1 二
x 十 ,

(
.
.

b
t Y 斗 × 州 city )


x_x Y →
A
by
w Men
kg
menu . → 写 ,
.

T T xf it

Data path
二 二
十 :

AN 970 AN Src Branch


load 5 指令 Dst Awopi
Rg
use
stages .

0
Combinational fewest stages
1
0 0 0
( a ) 0 0
j
use
Logic
1

R i
.


2
Sequential 0 0 1 0 '

mupngh.sn
1

Write Back
1

h 0 0

allocate 0 X
write 0 0
Butter
1
+
o i

sw x 。
bit
不attic buy dirty

he stable


七 心 化
0 X
complex
0 0

by
x 0
1

I 0
+
simple .

imax
time Traffic bar
setup Redundancy 十
.

⇒ Reliable

hold time
Misses f hit time 9
Entries
.

i
孔 :
.

9

.

Associating f : hit time


t

rate L
.

Comply miss
: v 二 0 -

t
,

miss rate
hl
elk 屿 cache miss
penalty
.

to
.

capacity
i
q
. 一

没找 4 tg 心 竹
" '


"
conflict
f

.

it f
.

size
.

: _

e .

cnet.qdlgtckDely.tt印 Patman
time

Speed up

xbjthti.AM
'

peg
=
二 a X
'

Execution zu 火
max Del ET
y
CPU

声 Ǘihfǜm
The
th old take tanen 二 X
T.hu
cycle
E at
Ccpz ) x in a
, .

.mn

*
比 以
Multilevel Cache r $ 2

2 / seconds 吧 李
.

# $ a misses Instruction =
.

Local t
g
Miss rate 二
in time size 十 index C 井 sets )
# $ lionises
Temporarily loamy
=
: 2 .

些) the
* "' '
misses
"
size 十 大 t block
hg
# $ h ( # bytes per )
spatial
an 二

space
.

:
,
.
_

Global miss rate =


ten

Valid bits . o ⇒ my
Total Accesses
,

「 5比 在 此 比比 a ) of sets
9 社 1 #
apaaj Associating
x
r$ local

local r

$

. x 2 .

hit miss
AT 二
Time for $ L hit try ,
local xc Time for $ h hittrslzbcalxslhm.is peng ) Ah AT 二
tie 十 miss rate x penalty ,

十 society
for size
goes
as
:
The one t.sk
Latency when double
thigh at +1
Bandwidth ?
Tasks unit the ( )
per
's Tax Data
Flynn may .

single while .

single 红 们
tl.pt
红 》
i he bin
.

i
2
I
.

7
.

multiple
从 心
.

m 》
0 1 .

0 0
1 ,

1
0 . 5 t 0 .
1

log
2 2 5

hop
o 0

Unrolling
0 . .
1
_

'

overhead 4 iteration 3 o 2 5
8 o 0 0
1

hop
1

eey
.

1
.

only
-1

data hazard 4 625 i


thou
o.0
Mo
手动
.

十 .
kegs .

红 心 ,
5 0 .
0
3 12 5 È 。 ,
。 . 。 。 1

6 0 ,
0 1 5 6 2 5
0 . 0 0 0 0 0 1

7 0 .
0 0 28 1 2 5
0 . 0 0 0 0 0 0 1

3
EE E 754 3 9 0 625
0

Significant
0 0
,

sign
。 。 0 。 。

Exponent
.

in .


个 i

Sign {
5
)
n
.
,
、 at significant x 2

at 8 Bin 2 Dec lo
Hex 160

E
Sjmǜ and means

bias = 2
# e -
1
.

0 0 0 0 0 0 0
0

0 0
0 1 0 1
1 0 0 0 1

0 2
sth Doom 2 0 2 0 0 1 。

[email protected]
,

aythy-fh.pe#Yuixcotsjmficad)x2

o.ooolhnpUnnolhjsdehkd.tt
" "
"

4
oo
, - 2 5

evynstrafw.openhp.io
Lt
2
3
4 0 1 o o 4
2 5 5 [ o . 5 ,
1
) → 1
2
0
一1
1 一
n

5
5

this
3
5

303 113
2

) 6
0
I o ,
o .
5 → 1 2 .
2 0 1 0 1

2 5 5 S th Na N
6 6
.

6 。 0 1 1 。

7 0
7 0 1 1
1
7

8 1 0
0 8
1 0 0

structural Hazard
9
1
.

9
,

1 1 1 0 0
1

Can be solved
always
.

1 2
山 hardware
a polo
)
rod
adjust
in
b
.

1 3 1 0 1
1 1
1

Hazard
C | 0 0 1 2
2
Data 1

d
.

3
.

1 5 1 1 0 1 1

solved
my
he
g homely , e 1 6 1 1 1 0
1
4
and
right to bad
'


'

must sell instruction


dependent

5
7
, i 1
1
i 1

load she
"

bubble
" ' '

de.ly
"

l 1
np
w
.

unrelated after had


Reader
国 蔺 正 艹
hstr


code
put
邂 摊


退
、 an ,


1 11

xxxx × 1

IF
I D Ex MEM WB
3- Control Hazard .

stall
My

Add branch earlier


comparator
for
.

# parallel
thin pick when
prgma
"

Predict my
" ,

t 一


十 branch
delays 一

thread number 第 几 个 .

unrelated get
-

comp
.

ins hstr
put a
per
.

threads 井 十 threads
get
mm
,

_

.
_ .

=
lookǗ rate
'
/ slowest
option stage .
l.TL B : Translation Look aside Butler
7. Warehouse Scale ( nsc )
the Computing
Cache for tkrituelme.my Page
scaleof

Ecmy

High
# t Faines 、

'
"
2 开机 :
祛 1
0in )
' 人 '

扣 bgei.tt icing
NE
.

c )
had power
=

find stage device 1 sector


IT Para
Bros
:
1
.
, Equipment

kernel fn th
0
2 1 .

Boot loader i head 0 5


system
2.
Time
Power EH
ing
: x :

Energy

, ,
已 '

memy .

start in it
hit die j drivers j
3
0 5 Bet i
8.Vm.tdskshtohiwaehytshplityme.mg 大
,
management apps ,

bare land

4. hit ilauchap.fi process


. 十 protection
/ únwz

杰㽊




head any
one B F PGA i

3. Raid 0 i no ,

girl

Raid 1
: 1 0
0
% overhead .

Field Programmable
-

cache hn translating
Gate As
Array in a
。 , + page

code Translation Looks it 叫 )

enyj.kz
( r .

4.
hamming
,

switch Must flush


context any
.

,
on

code
t

Gnntttnht
in

# origin
k 9. Direct Access CDMAJ.rs programmed 4 。

Many
,

# t hmmjc.de
=

data

sendg.zk.ie/mtk
General Man leave
十 Purposed
) DMA device
tasks to .

" "

开始 插 连着 算 2 位的
" " 心

焳 c.de 从 2 ,

十 an utilization ,


跳 zki 位 ,


十 some

9

7
-

5
-

1 . 3 .

1 、
.

Disks ( H PD )
7
Magnetic
1 1 0
6 1 ,

1 0
3
.

2


1
《 二 2 、
,

k ⇐
了 4 .
5 、
6 、
7 、
1 2 ' 以 ' 4 '
'5

Aces T.me = Seek 十 Relation 十 Fans 在 十

5 2 4 一

了 1 . ' 。

Ctrl Overhead
k
1
4 8
一 ,
=


5 心

]

a

错说
了 一 一

#
k 9
1
二 1 , ,
,
:

Amg
i
j

= b
红 2 -
-
-


(

mmīn
x or

k

3
- -

%
Availing

1 1 .
.

第 x 位 出借
in cba 二 x

MTTFtMTTR-MT.BE
Between .

5. poll i
问 to 定期 字 不 学

批 / 心

#

Annualized Failure
C A FR )
Rate

Total 井

有 / output 中断
Interrupt input t lmitkmh.ms
:
hours in
#
year
a ,
=

be saved before htempt.PL ,


User
Rgiws
must
.

Angst
Redundant Disks ( RAID
Bound 12. Inexpensive
Base and .

"

Dik


邀!|

"
ten

RAID fully mirroring



1
:



Sjk 的
1



12 A 工 口 1
广 :

RAID 4 i 4 0

High parity .

6. Increasing araihhg RAID 5 在 不 月 Disks


Pay
:
,

4 → _

MT Ff ( Mean Time 2
Fail )

mind .
( Mean Time 2
Repair )

Reluctant data copies


,

You might also like