0% found this document useful (0 votes)
152 views

Lecture 1

This document provides an overview of the course structure and topics for Penn ESE 568 Mixed Signal Design and Modeling. The course will consist of lectures on Mondays and Wednesdays from 4:30-6:00pm in Towne 309. Key topics will include analysis, design and testing of ADCs, sampling circuits, switched capacitor circuits, comparators, DACs, SAR ADCs, flash ADCs, pipeline ADCs and other converter topologies. Students will use Cadence for schematic simulation and design work. The instructor is Tania Khanna and TAs are Jiahe Chen and Mohamad Idjadi.

Uploaded by

Varun Singhal
Copyright
© © All Rights Reserved
Available Formats
Download as PDF, TXT or read online on Scribd
0% found this document useful (0 votes)
152 views

Lecture 1

This document provides an overview of the course structure and topics for Penn ESE 568 Mixed Signal Design and Modeling. The course will consist of lectures on Mondays and Wednesdays from 4:30-6:00pm in Towne 309. Key topics will include analysis, design and testing of ADCs, sampling circuits, switched capacitor circuits, comparators, DACs, SAR ADCs, flash ADCs, pipeline ADCs and other converter topologies. Students will use Cadence for schematic simulation and design work. The instructor is Tania Khanna and TAs are Jiahe Chen and Mohamad Idjadi.

Uploaded by

Varun Singhal
Copyright
© © All Rights Reserved
Available Formats
Download as PDF, TXT or read online on Scribd
You are on page 1/ 9

Where I come from

ESE 568: Mixed Signal Design and


!  Analog VLSI Circuit Design (analog design)
Modeling
!  Convex Optimization (system design)
"  System Hierarchical Optimization
Lec 1: August 29, 2018
!  Biomedical Electronics
Introduction and Overview
!  Biometric Data Acquisition (signal processing)
"  Compressive Sampling
!  ADC Design (mixed signal)
!  Low Energy Circuits (digital design)
"  Adiabatic Charging

Penn ESE 568 Fall 2018 - Khanna Penn ESE 568 Fall 2018 - Khanna 2

Minimally Invasive Implant to Combat


Where I come from Healthcare Noncompliance
!  Analog VLSI Circuit Design (analog design) < 5mm

!  Convex Optimization (system design)


IC < 2mm
"  System Hierarchical Optimization
Bio-friendly
package
!  Biomedical Electronics Ultra-
Bare
die
capacitor
!  Biometric Data Acquisition (signal processing)
!  Model for implants: reconfigurable RFID tags that
"  Compressive Sampling continuously record specific biometric
!  ADC Design (mixed signal) "  During the read operation, energy storage element is recharged

!  Low Energy Circuits (digital design) !  Size of package small enough to allow injection
"  Adiabatic Charging !  Actigraphy expected to be clinically useful
"  Platform allows for any sensor that gathers information on a slow
!  CIRCUITS, CIRCUITS, CIRCUITS time scale

Penn ESE 568 Fall 2018 - Khanna 3 Penn ESE 568 Fall 2018 - Khanna 4

MicroImplant: An Electronic Platform for


Minimally Invasive Sensory Monitors Getting to Know You
!  Cadence?
!  ESE 419/572?
!  Circuit knowledge

!  Diagnostic Survey/Quiz in Canvas


"  Due Friday, not graded

Penn ESE 568 Fall 2018 - Khanna 5 Penn ESE 568 Fall 2018 - Khanna 6

1
Lecture Outline Course Topics Overview
!  Course Topics Overview !  Ideal Sampling and Quantization
!  Course Structure !  Static and Spectral Performance Metrics
!  Sampling Circuits
!  Course Policies
!  Switched Capacitor Circuits
!  Course Content !  Comparators, DACs
!  Mixed Signal Systems !  SAR ADCs
!  Course Objectives !  Flash ADCs
!  Pipeline ADCs
!  Time Interleaving, Oversampling
!  Other Converter Topologies
!  Industry Trends
!  F(igure)O(f)M(erit)
Penn ESE 568 Fall 2018 - Khanna 7 Penn ESE 568 Fall 2018 - Khanna 8

Course Topics Overview Course Structure


!  In other words… !  MW Lecture, 4:30-6:00pm in Towne 309
"  Start 5 minutes after, end 5 minutes early (~80min)
!  Website (http://www.seas.upenn.edu/~ese568/)
!  ADCs, ADCs, ADCs "  Course calendar is used for all handouts (lectures slides,
assignments, and readings)
"  Canvas used for assignment submission and grades
!  Analysis, Design, and Testing
"  Piazza used for announcements and discussions

Penn ESE 568 Fall 2018 - Khanna 9 Penn ESE 568 Fall 2018 - Khanna 10

Course Structure Course Structure


!  MW Lecture, 4:30-6:00pm in Towne 309 !  Course Staff (complete info on course website)
"  Start 5 minutes after, end 5 minutes early (~80min) !  Instructor: Tania Khanna
!  Website (http://www.seas.upenn.edu/~ese568/) "  Office hours – Wednesday 1-3:00 pm or by appointment
"  Course calendar is used for all handouts (lectures slides, "  Email: [email protected]
assignments, and readings) "  Best way to reach me
"  Canvas used for assignment submission and grades !  TAs: Jiahe Chen and Mohamad Idjadi
"  Piazza used for announcements and discussions "  Office Hours – TBD
!  Piazza for questions

Penn ESE 568 Fall 2018 - Khanna 11 Penn ESE 568 Fall 2018 - Khanna 12

2
Course Structure Course Structure
!  Lectures !  Cadence
"  Statistically speaking, you will do better if you come to "  Schematic simulation (SPECTRE simulator)
lecture "  Design, analysis and test
"  Better if interactive, everyone engaged "  No Layout
"  Review/Q&A Lectures "  Will get started with it in HW 2
!  Textbook
"  Analog Integrated Circuit Design, Carusone, Johns, and
Martin, 2nd edition
"  Great reference text with lots of detail
"  Additional Reference:
"  Design of Analog CMOS Integrated Circuits, Behzad Razavi, 1st
edition

Penn ESE 568 Fall 2018 - Khanna 13 Penn ESE 568 Fall 2018 - Khanna 14

Course Structure - Assignments/Exams Course Structure - Assignments/Exams


!  Diagnostic Survey/Quiz in Canvas !  Diagnostic Survey/Quiz
"  Complete by Friday this week, already out "  Complete by Friday this week, already out
!  Homework – 1 week long (7 total) [35%] !  Homework – 1 week long (5 total) [30%]
"  Due Sundays at midnight "  Due Thursdays at midnight
"  No late assignments, no grace period "  No late assignments
!  Midterm exam [25%] !  Midterm exam [30%]
!  2 Projects – 3 weeks long [40%] !  2 Projects – 2-3 weeks long [40%]
"  Design oriented "  Design oriented
"  Do well on the projects # Do well in the class
!  See web page for full schedule details

Penn ESE 568 Fall 2018 - Khanna 15 Penn ESE 568 Fall 2018 - Khanna 16

Course Policies Course Content


See web page for full details !  Analog IC basics review [3 weeks]
!  Turn homework in Canvas !  Data converter basics [1 week]
"  Anything handwritten/drawn must be clearly legible !  Switched Capacitor Circuits [2 weeks]
"  Submit CAD generated figures, graphs, results when !  Data converter architectures [5 weeks]
specified
"  NO LATE HOMEWORKS!
!  Frequency synthesis [1 week]
!  Individual work (except projects) !  Data converter testing/layout [2 weeks]
"  CAD drawings, simulations, analysis, writeups
"  May discuss strategies, but acknowledge help

Penn ESE 568 Fall 2018 - Khanna 17 Penn ESE 568 Fall 2018 - Khanna 18

3
Course Content Course Content
!  Analog IC basics review [3 weeks] !  Data converter basics [1 week]
"  Microelectronics review !  Signal abstraction level

"  MOS models "  Reconstruction and Quantization


"  CMOS subcircuits "  Going from analog to digital and vice versa
"  Opamp design "  Static and Spectral Perf. Metrics
"  VTC
"  Noise models
"  INL/DNL
"  HW CAD Project: Design opamp "  SNR/SNDR
"  ENOB, etc.

Penn ESE 568 Fall 2018 - Khanna 19 Penn ESE 568 Fall 2018 - Khanna 20

Course Content Course Content


!  Switched Capacitor Circuits [2 weeks] !  Data converter architectures [5 weeks]
"  Sampling Circuits "  ADC architectures
"  Ideal sampling "  Nyquist ADCs
"  Sampling non-idealities
"  Flash, Pipeline, SAR
"  Switch Capacitor Circuits
"  Nyquist DACs
"  T/H, Differance amps, Integrators
"  Unit-element, Binary weighted
"  Comparators "  Oversampling
"  Opamp comparators, latch comparators
"  Interleaved ADCs
"  HW CAD Project: Analyze and compare given "  Delta-Sigma ADC/DACs
comparator designs
"  Project2: Design and characterize an ADC!!
"  Project1: Design Sample and Hold circuit

Penn ESE 568 Fall 2018 - Khanna 21 Penn ESE 568 Fall 2018 - Khanna 22

Course Content Course Content


!  Frequency synthesis [1 week] !  Data converter testing/layout [2 weeks]
"  VCOs "  Data Converter Testing

"  PLL/DLLs "  Strategies in simulation and lab settings


"  Performance measure (FOM)
"  Performance trends and limits
"  Layout Techniques
"  Floor planning
"  Common centroid
"  Decoupling
"  Project2: Design and characterize an ADC!!

Penn ESE 568 Fall 2018 - Khanna 23 Penn ESE 568 Fall 2018 - Khanna 24

4
ADC Design Motivation

Mixed Signal VLSI

!  Information is increasingly being stored, processed


and communicated in digital form
!  Since physical signals are analog in nature, we need
A/D and D/A conversion interfaces

Penn ESE 568 Fall 2018 - Khanna 25 Penn ESE 568 Fall 2018 - Khanna 26

Mixed Signal System Software Radio Vision

Penn ESE 568 Fall 2018 - Khanna 27 Penn ESE 568 Fall 2018 - Khanna 28

Software Radio Reality Example: Cell Phone

Penn ESE 568 Fall 2018 - Khanna 29 Penn ESE 568 Fall 2018 - Khanna 30

5
Canonical Sensing System Mixed Signal System

!  Front-end amplification boosts the sensor’s signal above the


noise floor of the interface electronics
!  Filtering rejects interference, noise, provides antialiasing
!  System level optimization is needed
"  Don’t want to waste power, money, area, accuracy, etc.

Penn ESE 568 Fall 2018 - Khanna 31 Penn ESE 568 Fall 2018 - Khanna 32

ADC Design Motivation ADC Design Motivation (con’t)


!  Benefits of digital signal processing
"  Reduced sensitivity to "analog" noise
"  Enhanced functionality and flexibility
"  Amenable to automated design & test
"  Direct benefit from the scaling of VLSI technology – "Arbitrary"
precision
!  Issues
"  Data converters are difficult to design
Especially due to ever-increasing performance requirements (eg.
Information is increasingly being stored, processed
" 
!  mobility, use models, and size)
and communicated in digital form "  Data converters often present a performance bottleneck
Speed, resolution or power dissipation of the A/D or D/A converter
!  Since physical signals are analog in nature, we need " 

can limit overall system performance, especially in the case of small


A/D and D/A conversion interfaces mobile devices

Penn ESE 568 Fall 2018 - Khanna 33 Penn ESE 568 Fall 2018 - Khanna 34

A/D Converter (1954) Applications


!  Consumer electronics 
"  Audio, TV, Video 
"  Digital Cameras
"  Automotive control 
"  Appliances
"  Toys
"  MEDICAL ELECTRONICS
!  Communications
"  Smart Phones
"  WirelessTransceivers 
"  Routers/Modems
http://www.analog.com/library/analogDialogue/archives/39-06/data_conversion_handbook.html

Penn ESE 568 Fall 2018 - Khanna 35 Penn ESE 568 Fall 2018 - Khanna 36

6
Applications (con’t) Example 1
!  Computing and Control
"  Storage media
"  Sound Cards
"  Data acquisition cards
!  Instrumentation
"  Lab bench equipment
"  Semiconductor test equipment
"  Scientific equipment
"  Medical equipment

Penn ESE 568 Fall 2018 - Khanna 37 Penn ESE 568 Fall 2018 - Khanna 38

Example 2 Example 3

Penn ESE 568 Fall 2018 - Khanna 39 Penn ESE 568 Fall 2018 - Khanna 40

Example 3 Example 4

•  Fitbit Surge
— Microcontroller Solution (32-Bit ARM
Cortex-M3)
— Successive Approximation Register
(SAR) architecture
— 8 channel, 12-bit, 1Ms/s

Even more with smartphones --


~15 ADC/DACs in Audio codec chip alone

Penn ESE 568 Fall 2018 - Khanna 41 Penn ESE 568 Fall 2018 - Khanna 42

7
Example 5 Example 6 – Cardiac Pacemaker System

Penn ESE 568 Fall 2018 - Khanna 43 Penn ESE 568 Fall 2018 - Khanna 44

Example 6 – Cardiac Pacemaker System Example 6 – Cardiac Pacemaker System

Penn ESE 568 Fall 2018 - Khanna 45 Penn ESE 568 Fall 2018 - Khanna 46

ADC Design Trend Performance Comparison

B. Murmann, "ADC Performance Survey 1997-2013," [Online]. Available: http://www.stanford.edu/~murmann/adcsurvey.html

B. Murmann, "ADC Performance Survey 1997-2017," [Online]. Available: http://web.stanford.edu/~murmann/adcsurvey.html.

Penn ESE 568 Fall 2018 - Khanna 47 Penn ESE 568 Fall 2018 - Khanna 48

8
HW 1 HW 1
!  Read state-of-the-art ADC design publications !  Read state-of-the-art ADC design publications
(2018) and fill out EXCEL spec sheet (2018) and fill out EXCEL spec sheet
!  Watch video of ADC performance trends (2014) !  Watch video of ADC performance trends (2014)

!  Warning: I don’t expect you to understand any of it


!  Goal: At the end of the course you will

Penn ESE 568 Fall 2018 - Khanna 49 Penn ESE 568 Fall 2018 - Khanna 50

Course Objective Admin


!  Acquire a thorough understanding of the basic !  Review Course Websites
principles and challenges in data converter design "  http://www.seas.upenn.edu/~ese568
"  Focus on concepts that are unlikely to expire within the "  https://piazza.com/upenn/fall2018/ese568/
next decade "  https://canvas.upenn.edu/courses/
"  Preparation for further study of state-of-the-art "fine-
tuned" realizations (I.e. Picking the right part for the right
!  Complete Diagnostic Quiz!
problem) "  Out now
!  Strategy "  Complete by Friday midnight
"  Acquire breadth via a complete system walkthrough and
a survey of existing architectures !  HW 1 out now
"  Acquire depth through projects that entail design and "  Look at different performance concerns for ADC
thorough characterization of a specific circuit example
in modern(ish) technology
Penn ESE 568 Fall 2018 - Khanna 51 Penn ESE 568 Fall 2018 - Khanna 52

You might also like