Scribd
Upload
245 views21 pages

Differential

The document describes an experiment to design and analyze a differential amplifier with different load configurations including resistive load, active load, and current source load. It involves using Cadence Virtuoso and ADE to draw the schematic diagrams of each configuration, perform DC and AC analyses to calculate gain, bandwidth and other parameters, and observe the results. Key steps include creating a library in Virtuoso, drawing the schematic, performing simulation in ADE, and analyzing output variables like gain and phase vs frequency from the AC analysis graphs. The conclusions compare the results for differential and common mode operation of each load configuration.

Uploaded by

SubbuNaidu
Copyright
© © All Rights Reserved
We take content rights seriously. If you suspect this is your content, claim it here.
Available Formats
Download as DOCX, PDF, TXT or read online on Scribd
245 views21 pages

Differential

The document describes an experiment to design and analyze a differential amplifier with different load configurations including resistive load, active load, and current source load. It involves using Cadence Virtuoso and ADE to draw the schematic diagrams of each configuration, perform DC and AC analyses to calculate gain, bandwidth and other parameters, and observe the results. Key steps include creating a library in Virtuoso, drawing the schematic, performing simulation in ADE, and analyzing output variables like gain and phase vs frequency from the AC analysis graphs. The conclusions compare the results for differential and common mode operation of each load configuration.

Uploaded by

SubbuNaidu
Copyright
© © All Rights Reserved
We take content rights seriously. If you suspect this is your content, claim it here.
Available Formats
Download as DOCX, PDF, TXT or read online on Scribd
You are on page 1/ 21

EXPERIMENT-5

Aim:

To Design and Analysis of Differential Amplifier with different load


Configurations.

1. Resistive Load
2. Active Load
3. Current Source Load

Tools required:

 Cadence Virtuoso
 ADE

Theory:

Fig: (a) Simple differential circuit; (b) illustration of sensitivity to the input common-mode
level.
Fig: differential amplifier with resistive load

Gain of differential resistor load is

Differential active mirror:

Fig: (a) Differential pair with active current mirror and realistic current source; (b) large-
signal input-output characteristic.
Transfer functions of resistive load, current source and active current load:
Current source:

Active current load:


Circuits and waveforms:

Differential amplifier with Resistive Load:

DC Analysis:
AC Analysis circuit:

Differential amplifier with Resistive Load(differential mode gain):


Differential amplifier with Resistive Load(Transient Analysis ):

Differential amplifier with Resistive Load commonmode circuit:


Differential amplifier with Resistive Load(common mode gain):

Differential amplifier with Resistive Load(Transient Analysis ):


Poles and zero analysis:

Observations:

Gain=20.265dB

W=1.67GhZ

f3dB=17.265dB

Phase=180-79.2=100 deg

Gm= 542.8u, pwr=12.75u, id=50.3u, gmb=161.9u, vdsat=104.62m,


vth=544.41m, vgs=637m,vds=1.33, cgs= -2.907f, cgd= -718.5a, cds= 1.420a,
region-2
Differential amplifier with Active Load:

DC Analysis:
Differential amplifier with Active Load(differential mode):

Differential amplifier with Active Load(Transient analysis):


Differential amplifier with Active Load(Dc analysis):

Differential amplifier with Active Load(common mode gain):


Differential amplifier with Active Load(common mode Transient
analysis):

Differential amplifier with Active Load(poles and zero analysis):


Observations:

Gain=21.313dB

W=700.77MhZ

f3dB=19.313dB

Phase=180-85.60= 94.4 deg

Gm= 269u, pwr=12.75u, id=17.31u, gmb=22.58m, vdsat=77.82u, vth=677.41m,


vgs=700m,vds=736.6m, cgs= -1.907f, cgd= -718.5a, cds= 1.420a, region-2

Differential amplifier with Current Source Load:


DC Analysis:

AC Analysis Circuit:
Differential amplifier with Current Source Load(differential mode):

Differential amplifier with Current Source Load(Transient Analysis):

Differential amplifier with Current Source Load(common mode Dc


analysis):
Differential amplifier with Active Load(common mode gain):
Differential amplifier with Active Load(common mode Transient
analysis):

Differential amplifier with Current Source Load(poles and zeros ):


Observations:

Gain=23.869dB

W=750.569MhZ

f3dB=20.869dB

Phase=180-86.85= 94.2 deg

Gm= 200.6u, pwr=5.95u, id=11.31u, gmb=62.2u, vdsat=69.2m, vth=546.41m,


vgs=700m,vds=553.2m, cgs= -1.907f, cgd= -718.5a, cds= 1.420a, region-2

Procedure-
Open in terminal:

 Ssh –Y [email protected]
 Give password as “redhat”
 Csh
 Virtuoso & (then CDS window pops up)

Create a New library:


 CDS window (Tools > library > library name((17mvd0109) > ok) >
Opens Technology file(attach to an existing technology) > attach
library(gpdk 180) > ok[ choose our created library and right click >
properties > check whether it is attached to gpdk180].

Create a New schematic View:

 File > New > cell view > [library (17mvd0109) >
cell(Nmoschar/Pmoschar) > view(schematic) > type(schematic) > ok] >
next license window > ok.

Draw schematic:

 Create > instance [browse > gpdk180 > nmos/pmos(symbol should be


black) > close and hide] > Place transistor(escape after placing one or
more) .
 Create > instance > library (vdc) in analoglib > vdc > close and hide.
 Create > instance > library (gnd) in analoglib > gnd > close.
 Create > wire > connect all connections.
 Once connections done press escape.
 Right click on sources and give the Dc voltages to both sources.
 Check and save it.

Verification:

 Go to virtuoso window there we can find errors, warnings and saved info.

ADE Simulation for DC Analysis:

 Launch > ADE L > License > yes [then a new ADEL(1) window opens].
 In ADEL window > setup > model libraries (will find a link) and choose
“NN”.
 Analysis > choose DC > Tick save dc operating point > select component
parameter in sweep variable [select a component and choose a source in
schematic > ok > give start and stop bit (0 t0 1.8) > ok ].
 Output variables > to be plotted > select on design (at drain point).
 Simulation > net list and run > we will find a graph.

AC Analysis:

 Launch > ADE L > License > yes [then a new ADEL(1) window opens].
 In ADEL window > setup > model libraries (will find a link) and choose
“NN”.
 Analysis > choose AC > Select frequency> ok > give start and stop bit
(10 to 10G) > ok .
 Output variables > setup > select on design (output and input) pins for
calculating the gain and phase.
 Simulation > run > we will find graphs.

Conclusion:

From the graphs observed DC, AC, transient analysis with respect to differential
and common mode of differential amplifier with current mirror and also
observed no of poles and zeros in the circuit.

You might also like