www.fairchildsemi.

com

FSDM311
Green Mode Fairchild Power Switch (FPSTM)

Features
Internal Avalanche Rugged Sense FET OUTPUT POWER TABLE
Precision Fixed Operating Frequency (67KHz) Open Frame(1)
PRODUCT
Consumes Under 0.2W at 265VAC & No Load with 230VAC15%(2) 85-265VAC
Advanced Burst-Mode Operation
FSDM311 13W 8W
Internal Start-up Circuit
Pulse-by-Pulse Current Limiting FSDM311L 13W 8W
Over Voltage Protection (OVP)
Over Load Protection (OLP) Notes:
Internal Thermal Shutdown Function (TSD) 1. Maximum practical continuous power in an open frame
Auto-Restart Mode design with sufficient drain pattern as a heat sinker, at 50C
Under Voltage Lockout (UVLO) with Hysteresis ambient.
Built-in Soft Start 2. 230 VAC or 100/115 VAC with doubler.
Secondary Side Regulation

Applications Typical Circuit

Charger & Adapter for Mobile Phone, PDA & MP3
Auxiliary Power for White Goods, PC, C-TV & Monitor

AC
IN DC
Related Application Notes OUT

AN-4137, 4141, 4147(Flyback) / AN-4134(Forward) /

AN-4138(Charger) Vstr Drain

PWM

Description
Vfb Vcc Source

The FSDM311 consists of an integrated Pulse Width Modu-

lator (PWM) and Sense FET, and is specifically designed for
high performance off-line Switch Mode Power Supplies
(SMPS) with minimal external components. This device is Figure 1. Typical Flyback Application
an integrated high voltage power switching regulator which
combines an VDMOS Sense FET with a voltage mode PWM
control block. The integrated PWM controller features
include: a fixed oscillator, Under Voltage Lock Out (UVLO)
protection, Leading Edge Blanking (LEB), an optimized gate
turn-on/turn-off driver, Thermal Shut Down (TSD) protec-
tion and temperature compensated precision current sources
for loop compensation and fault protection circuitry. When
compared to a discrete MOSFET and controller or RCC
switching converter solution, the FSDM311 device reduces
total component count, design size, weight while increasing
efficiency, productivity and system reliability. This device
provides a basic platform that is well suited for the design of
cost-effective flyback converters.

FPSTM is a trademark of Fairchild Semiconductor Corporation. Rev.1.0.9

2005 Fairchild Semiconductor Corporation
FSDM311

Internal Block Diagram

Vstr
5 6,7,8
L
Drain
Vcc 2
Voltage Internal H
UVLO Bias
Ref

9/7V
IDELAY IFB Vck
5uA 400uA
OSC
DRIVER SFET
PWM
S Q
Vfb 3
R

S/S
15mS
BURST
V BURL/ LEB
V BURH

NC 4 OLP
ILIM
Rsense
Reset
S Q Vth
V SD
OVP R
Min.20V
TSD
A/R

1 GND

Figure 2. Functional Block Diagram of FSDM311

2
 FSDM311

Pin Definitions

Pin Number Pin Name Pin Function Description

1 GND Sense FET source terminal on primary side and internal control ground.
Positive supply voltage input. Although connected to an auxiliary transform-
er winding, current is supplied from pin 5 (Vstr) via an internal switch during
2 Vcc startup (see Internal Block Diagram section). It is not until Vcc reaches the
UVLO upper threshold (9V) that the internal start-up switch opens and de-
vice power is supplied via the auxiliary transformer winding.
The feedback voltage pin is the inverting input to the PWM comparator with
its normal input level lies between 0.5V and 2.5V. It has a 0.4mA current
source connected internally while a capacitor and optocoupler are typically
connected externally. A feedback voltage of 4.5V triggers over load protec-
3 Vfb
tion (OLP). There is a time delay while charging external capacitor Cfb from
3V to 4.5V using an internal 5uA current source. This time delay prevents
false triggering under transient conditions, but still allows the protection
mechanism to operate under true overload conditions.
This pin connects directly to the rectified AC line voltage source. At start up
the internal switch supplies internal bias and charges an external storage
5 Vstr
capacitor placed between the Vcc pin and ground. Once the Vcc reaches
9V, the internal switch is opened.
The drain pins are designed to connect directly to the primary lead of the
transformer and are capable of switching a maximum of 650V. Minimizing
6, 7, 8 Drain
the length of the trace connecting these pins to the transformer will decrease
leakage inductance.

Pin Configuration

8DIP
8LSOP

GND 1 8 Drain
Vcc 2 7 Drain
Vfb 3 6 Drain
NC 4 5 Vstr

Figure 3. Pin Configuration (Top View)

3
FSDM311

Absolute Maximum Ratings

(Ta=25C, unless otherwise specified)

Characteristic Symbol Value Unit

Drain Pin Voltage VDRAIN 650 V
Vstr Pin Voltage VSTR 650 V
Drain-Gate Voltage VDG 650 V
Gate-Source Voltage VGS 20 V
Drain Current Pulsed(1) IDM 1.5 A
Continuous Drain Current (Tc=25) ID 0.5 A
Continuous Drain Current (Tc=100) ID 0.32 A
(2)
Single Pulsed Avalanche Energy EAS 10 mJ
Supply Voltage VCC 20 V
Feedback Voltage Range VFB -0.3 to VSTOP V
Total Power Dissipation PD 1.40 W
Operating Junction Temperature TJ Internally limited C
Operating Ambient Temperature TA -25 to +85 C
Storage Temperature TSTG -55 to +150 C

Note:
1. Repetitive rating: Pulse width is limited by maximum junction temperature
2. L = 24mH, starting Tj = 25C

Thermal Impedance
(Ta=25C, unless otherwise specified)

Parameter Symbol Value Unit

8DIP
Junction-to-Ambient Thermal(1) JA 88.84 C/W
Junction-to-Case Thermal(2) JC 13.94 C/W

Note:
1. Free standing with no heatsink; Without copper clad.
/ Measurement Condition : Just before junction temperature TJ enters into OTP.
2. Measured on the DRAIN pin close to plastic interface.

- all items are tested with the standards JESD 51-2 and 51-10 (DIP).

4
 FSDM311

Electrical Characteristics
(Ta = 25C unless otherwise specified)

Parameter Symbol Condition Min. Typ. Max. Unit

SENSE FET SECTION
VDS=650V, VGS=0V - - 25
Zero-Gate-Voltage Drain Current IDSS A
VDS=520V, VGS=0V, TC=125C - - 200
Drain-Source On-State Resistance(1) RDS(ON) VGS=10V, ID=0.5A - 14 19
Forward Trans-Conductance gfs VDS=50V, ID=0.5A 1.0 1.3 - S
Input Capacitance CISS - 162 -
VGS=0V, VDS=25V,
Output Capacitance COSS - 18 - pF
f=1MHz
Reverse Transfer Capacitance CRSS - 3.8 -
Turn-On Delay Time td(on) - 9.5 -
Rise Time tr - 19 -
VDS=325V, ID=1.0A ns
Turn-Off Delay Time td(off) - 33 -
Fall Time tf - 42 -
Total Gate Charge Qg - 7.0 -
VGS=10V, ID=1.0A,
Gate-Source Charge Qgs - 3.1 - nC
VDS=325V
Gate-Drain (Miller) Charge Qgd - 0.4 -
CONTROL SECTION
Switching Frequency fOSC 61 67 73 KHz
Switching Frequency Variation(2) fOSC -25C Ta 85C - 5 10 %
Maximum Duty Cycle DMAX 60 67 74 %
VSTART VFB=GND 8 9 10 V
UVLO Threshold Voltage
VSTOP VFB=GND 6 7 8 V
Feedback Source Current IFB 0V VFB 3V 0.35 0.40 0.45 mA
Internal Soft Start Time tS/S 10 15 20 ms
(3)
Reference Voltage VREF 4.2 4.5 4.8 V
Reference Voltage Varaiation with
VREF/T -25C Ta 85C - 0.3 0.6 mV/C
Temperature(2)(3)
BURST MODE SECTION
VBURH 0.6 0.7 0.8 V
Tj=25C
Burst Mode Voltage VBURL 0.45 0.55 0.65 V
VBUR(HYS) Hysteresis - 150 - mV
PROTECTION SECTION
Peak Current Limit ILIM 0.475 0.55 0.625 A
Thermal Shutdown Temperature(3) TSD 125 145 - C
Shutdown Feedback Voltage VSD 4.0 4.5 5.0 V
Over Voltage Protection VOVP 20 - - V
Shutdown Delay Current IDELAY 3V VFB VSD 4 5 6 A
TOTAL DEVICE SECTION
Operating Supply Current (control part only) IOP VCC 16V - 1.5 3.0 mA
Start-Up Charging Current ICH VCC=0V , VSTR=50V 450 550 650 A

Note:
1. Pulse test: Pulse width 300us, duty 2%
2. These parameters, although guaranteed, are tested in EDS (wafer test) process
3. These parameters, although guaranteed, are not 100% tested in production

5
FSDM311

Comparison Between FSDH0165 and FSDM311

Function FSDH0165 FSDM311 FSDM311 Advantages

Soft-Start not applicable 15ms Gradually increasing current limit
during soft-start further reduces peak
current and voltage stresses
Eliminates external components used
for soft-start in most applications
Reduces or eliminates output
overshoot
Burst Mode Operation not applicable Built into controller Improves light load efficiency
Reduces power consumption at no-
load
Transformer audible noise reduction
Drain Creepage at 1.02mm 3.56mm DIP Greater immunity to arcing provoked
Package 3.56mm LSOP by dust, debris and other contami-
nants

6
 FSDM311

Typical Performance Characteristics (Control Part)

(These characteristic graphs are normalized at Ta = 25C)

1.15 1.15

1.10 1.10

1.05 1.05

1.00 1.00
Vref

Iop
0.95 0.95

0.90 0.90

0.85 0.85
-50 0 50 100 150 -50 0 50 100 150
Temperature('C) Temperature('C)

Reference Voltage (VREF) vs. Ta Operating Supply Current (IOP) vs. Ta

1.15 1.15

1.10 1.10

1.05 1.05
Vstart

Vstop

1.00 1.00

0.95 0.95

0.90 0.90

0.85 0.85
-50 0 50 100 150 -50 0 50 100 150

Temperature('C) Temperature('C)

Start Threshold Voltage (VSTART) vs. Ta Stop Threshold Voltage (VSTOP) vs. Ta

1.15 1.15

1.10 1.10

1.05 1.05
Dmax
Fosc

1.00 1.00

0.95 0.95

0.90 0.90

0.85 0.85
-50 0 50 100 150 -50 0 50 100 150
Temperature('C) Temperature('C)

Operating Frequency (FOSC) vs. Ta Maximum Duty Cycle (DMAX) vs. Ta

7
FSDM311

Typical Performance Characteristics (Continued)

1.15
1.15 1.15

1.10
1.10 1.10

1.05
1.05 1.05
Iover

1.00
1.00
ILIM

1.00

Ifb
0.95
0.95 0.95

0.90
0.90 0.90

0.85
0.85 0.85
-50
-50 00 50
50 100
100 150
150 -50 0 50 100 150
Temperature('C)
Temperature('C) Temperature('C)

Peak Current Limit (ILIM) vs. Ta Feedback Source Current (IFB) vs. Ta

1.15 1.15

1.10 1.10

1.05 1.05
Idelay

1.00 1.00
Vsd

0.95 0.95

0.90 0.90

0.85 0.85
-50 0 50 100 150 -50 0 50 100 150

Temperature('C) Temperature('C)

Shutdown Delay Current (IDELAY) vs. Ta Shutdown Feedback Voltage (VSD) vs. Ta

1.15

1.10

1.05
Vovp

1.00

0.95

0.90

0.85
-50 0 50 100 150
Temperature('C)

Over Voltage Protection (VOVP) vs. Ta

8
 FSDM311

Functional Description

1. Startup : At startup, the internal high voltage current

source supplies the internal bias and charges the external Vin,dc
Vcc capacitor as shown in Figure 4. In the case of the ISTR
FSDM311, when Vcc reaches 9V the device starts switching Vstr
IVcc = ISTR-ISTART
and the internal high voltage current source is disabled. The IVcc = ISTR-ISTART
J-FET
device is in normal operation provided that Vcc does not Vcc
ISTART
drop below 7V. After startup the bias is supplied from the
auxiliary transformer winding.
UVLO

Vref
Vin,dc FSDM311
ISTR Vcc

Vstr
Vcc
UVLO
L VSTART

Vcc must not drop

H
below VSTOP
9V/ VSTOP
7V FSDM311
Bias winding
voltage

t
Figure 4. Internal Startup Circuit

Figure 5. Charging Vcc Capacitor through Vstr

Calculating the Vcc capacitor is an important step to design

with the FSDM311. At initial start-up in the FSDM311, the
maximum value of start operating current ISTART is about 2. Feedback Control : The FSDM311 is the voltage mode
100uA, which supplies current to UVLO and Vref Blocks. controlled device as shown in Figure 6. Usually, an opto-
The charging current IVcc of the Vcc capacitor is equal to coupler and KA431 type voltage reference are used to
Istr - 100uA. After Vcc reaches the UVLO start voltage only implement the feedback network. The feedback voltage is
the bias winding supplies Vcc current to device. When the compared with an internally generated sawtooth waveform.
bias winding voltage is not sufficient, the Vcc level This directly controls the duty cycle. When the KA431
decreases to the UVLO stop voltage. At this time Vcc oscil- reference pin voltage exceeds the internal reference voltage
lates. In order to prevent this oscillation it is recommended of 2.5V, the optocoupler LED current increases, the feedback
that the Vcc capacitor be chosen to have the value between voltage Vfb is pulled down and it reduces the duty cycle.
10uF and 47uF. This will happen when the input voltage increases or the
output load decreases.

OSC
Vcc Vref

5uA 0.40mA
Gate
Vo Vfb driver
4
Cfb
+
R
VFB

-
KA431

OLP
VSD

Figure 6. PWM and Feedback Circuit

9
FSDM311

3. Leading Edge Blanking (LEB) : At the instant the inter- 4.1 Over Load Protection (OLP) : Overload is defined as
nal Sense FET is turned on, the primary side capacitance and the load current exceeding a pre-set level due to an
secondary side rectifier diode reverse recovery typically unexpected event. In this situation, the protection circuit
cause a high current spike through the Sense FET. Excessive should be activated in order to protect the SMPS. However,
voltage across the Rsense resistor leads to incorrect feedback even when the SMPS is operating normally, the over load
operation in the current mode PWM control. To counter this protection (OLP) circuit can be activated during the load
effect, the FPS employs a leading edge blanking (LEB) cir- transition. In order to avoid this undesired operation, the
cuit. This circuit inhibits the PWM comparator for a short OLP circuit is designed to be activated after a specified time
time (tLEB) after the Sense FET is turned on. to determine whether it is a transient situation or an overload
situation. In conjunction with the Ipk current limit pin (if
used) the current mode feedback path would limit the current
4. Protection Circuit : The FSDM311 has several protective in the Sense FET when the maximum PWM duty cycle is
functions such as over load protection (OLP), over voltage attained. If the output consumes more than this maximum
protection (OVP), under voltage lock out (UVLO) and power, the output voltage (Vo) decreases below its rating
thermal shutdown (TSD). Because these protection circuits voltage. This reduces the current through the opto-coupler
are fully integrated inside the IC without external compo- LED, which also reduces the opto-coupler transistor current,
nents, the reliability is improved without increasing cost. thus increasing the feedback voltage (VFB). If VFB exceeds
Once a fault condition occurs, switching is terminated and 3V, the feedback input diode is blocked and the 5uA current
the Sense FET remains off. This causes Vcc to fall. When source (IDELAY) starts to charge Cfb slowly up to Vcc. In
Vcc reaches the UVLO stop voltage V STOP (7V), the this condition, VFB increases until it reaches 4.5V, when the
protection is reset and the internal high voltage current switching operation is terminated as shown in Figure 8. The
source charges the Vcc capacitor via the Vstr pin. When Vcc shutdown delay time is the time required to charge Cfb from
reaches the UVLO start voltage VSTART (9V), the device 3V to 4.5V with 5uA current source.
resumes its normal operation. In this manner, the auto-restart
can alternately enable and disable the switching of the power
Sense FET until the fault condition is eliminated.
VFB

Over Load Protection

4.5V

OSC

3V
5uA 400uA S Q GATE
+ DRIVER
Vfb R
4 -
t12= CFB(V(t2)-V(t1)) / IDELAY
R
Cfb
OLP
S Q t1 t2 t
R
FSDM311
RESET 4.5V
TSD A/R OLP, TSD V ( t 2 ) V ( t1 )
Protection Block t12 = C FB ; I DELAY = 5 A , V ( t1 ) = 3V , V ( t 2 ) = 4 . 5V
I DELAY

Figure 7. Protection Block

Figure 8. Over Load Protection (OLP)

4.2 Thermal Shutdown (TSD) : The Sense FET and the

control IC are integrated, making it easier for the control IC
to detect the temperature of the Sense FET. When the
temperature exceeds approximately 145C, thermal
shutdown is activated.

10
 FSDM311

5. Soft Start : The FPS has an internal soft start circuit that
slowly increases the feedback voltage together with the
Vo
Sense FET current after it starts up. The typical soft start
Vo set
time is 15msec, as shown in Figure 9, where progressive
increments of the Sense FET current are allowed during the
start-up phase. The pulse width to the power switching V FB
device is progressively increased to establish the correct
working conditions for transformers, inductors, and capac- 0.7V
0.55V
itors. The voltage on the output capacitors is progressively
increased with the intention of smoothly establishing the
required output voltage. It also helps to prevent transformer Ids
saturation and reduce the stress on the secondary diode.

Vds

D rain curre n t

t
0 .5 5 A

2 .1 4 m s
7 ste p s

0 .3 1 A
OSC

S Q GATE
5uA 400uA
DRIVER
t R

4 on/off
Vfb

Figure 9. Internal Soft Start 0.70V

/0.55V
FSDM311
Burst Operation Block

Figure 10. Burst Operation Function

6. Burst operation : In order to minimize the power dissi-
pation in standby mode, the FSDM311 enters burst mode
operation. As the load decreases, the feedback voltage
decreases. The device automatically enters burst mode when
the feedback voltage drops below VBURL(0.55V). At this
point switching stops and the output voltages start to drop.
This causes the feedback voltage to rise. Once is passes
VBURH(0.70V) switching starts again. The feedback voltage
falls and the process repeats. Burst mode operation alter-
nately enables and disables switching of the power MOSFET
to reduce the switching loss in the standby mode.

11
FSDM311

Application Tips

1. Methods of Reducing Audible Noise

Switching mode power converters have electronic and

magnetic components, which generate audible noises when
the operating frequency is in the range of 20~20,000 Hz.
Even though they operate above 20 kHz, they can make
noise depending on the load condition. Designers can
employ several methods to reduce these noises. Here are
three of these methods:

Glue or Varnish

The most common method involves using glue or varnish

to tighten magnetic components. The motion of core, bobbin
and coil and the chattering or magnetostriction of core can
cause the transformer to produce audible noise. The use of Figure 11. Equal Loudness Curves
rigid glue and varnish helps reduce the transformer noise.
But, it also can crack the core. This is because sudden
changes in the ambient temperature cause the core and the
glue to expand or shrink in a different ratio according to the
temperature.

Ceramic Capacitor

Using a film capacitor instead of a ceramic capacitor as a

snubber capacitor is another noise reduction solution. Some
dielectric materials show a piezoelectric effect depending on
the electric field intensity. Hence, a snubber capacitor
becomes one of the most significant sources of audible
noise. It is considerable to use a zener clamp circuit instead Figure 12. Typical Feedback Network of FPS
of an RCD snubber for higher efficiency as well as lower
audible noise.

Adjusting Sound Frequency 2. Other Reference Materials

Moving the fundamental frequency of noise out of 2~4 kHz AN-4134: Design Guidelines for Off-line Forward Convert-
range is the third method. Generally, humans are more sensi- ers Using Fairchild Power Switch (FPSTM)
tive to noise in the range of 2~4 kHz. When the fundamental
frequency of noise is located in this range, one perceives the AN-4137: Design Guidelines for Off-line Flyback Convert-
noise as louder although the noise intensity level is identical. ers Using Fairchild Power Switch (FPS)
Refer to Figure 11. Equal Loudness Curves.
When FPS acts in Burst mode and the Burst operation is AN-4138: Design Considerations for Battery Charger Using
suspected to be a source of noise, this method may be help- Green Mode Fairchild Power Switch (FPSTM)
ful. If the frequency of Burst mode operation lies in the
range of 2~4 kHz, adjusting feedback loop can shift the AN-4140: Transformer Design Consideration for Off-line
Burst operation frequency. In order to reduce the Burst oper- Flyback Converters using Fairchild Power Switch
ation frequency, increase a feedback gain capacitor (CF), (FPSTM)
opto-coupler supply resistor (RD) and feedback capacitor
(CB) and decrease a feedback gain resistor (RF) as shown in AN-4141: Troubleshooting and Design Tips for Fairchild
Figure 12. Typical Feedback Network of FPS. Power Switch (FPSTM) Flyback Applications

AN-4147: Design Guidelines for RCD Snubber of Flyback

AN-4148: Audible Noise Reduction Techniques for FPS

Applications

12
 FSDM311

Package Dimensions

8DIP

13
FSDM311

Package Dimensions (Continued)

8LSOP

14
 FSDM311

Ordering Information

Product Number Package Marking Code BVDSS fOSC RDS(ON)

FSDM311 8DIP DM311 650V 67KHz 14
FSDM311L 8LSOP DM311 650V 67KHz 14

15
FSDM311

DISCLAIMER
FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY
PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY
LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER
DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS.

LIFE SUPPORT POLICY

FAIRCHILDS PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES
OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR
CORPORATION. As used herein:
1. Life support devices or systems are devices or systems 2. A critical component in any component of a life support
which, (a) are intended for surgical implant into the body, device or system whose failure to perform can be
or (b) support or sustain life, and (c) whose failure to reasonably expected to cause the failure of the life support
perform when properly used in accordance with device or system, or to affect its safety or effectiveness.
instructions for use provided in the labeling, can be
reasonably expected to result in a significant injury of the
user.

www.fairchildsemi.com

9/29/05 0.0m 001

2005 Fairchild Semiconductor Corporation