ARITHMETIC CIRCUITS IN CMOS

VLSI
Faculty of Engineering - Alexandria University 2013

Adders

Half-adder symbol and operation.

EE 432 VLSI Modeling and Design 2

Faculty of Engineering - Alexandria University 2013

Adders (2)

Half-adder logic diagram.

EE 432 VLSI Modeling and Design 3

Faculty of Engineering - Alexandria University 2013

Adders (3)

Alternate half-adder logic networks.

EE 432 VLSI Modeling and Design 4

Faculty of Engineering - Alexandria University 2013

Adders (4)

Full-adder symbol and function table.

EE 432 VLSI Modeling and Design 5

Faculty of Engineering - Alexandria University 2013

Adders (5)

CPL full-adder design.

EE 432 VLSI Modeling and Design 6

Faculty of Engineering - Alexandria University 2013

Adders (6)

Full-adder logic networks.

EE 432 VLSI Modeling and Design 7

Faculty of Engineering - Alexandria University 2013

Adders (7)

AOI full-adder logic.

EE 432 VLSI Modeling and Design 8

Faculty of Engineering - Alexandria University 2013

Adders (8)

Evolution of carry-out circuit.

EE 432 VLSI Modeling and Design 9

Faculty of Engineering - Alexandria University 2013

Adders (9)

Mirror AOI CMOS full-adder.

EE 432 VLSI Modeling and Design 10

Faculty of Engineering - Alexandria University 2013

Adders (10)

Transmission-gate full-adder circuit.

EE 432 VLSI Modeling and Design 11

Faculty of Engineering - Alexandria University 2013

Adders (11)

An n-bit adder.

EE 432 VLSI Modeling and Design 12

Faculty of Engineering - Alexandria University 2013

Adders (12)

A 4-bit ripple-carry adder.

EE 432 VLSI Modeling and Design 13

Faculty of Engineering - Alexandria University 2013

Adders (13)

Worst-case delay through the 4-bit ripple adder.

EE 432 VLSI Modeling and Design 14

Faculty of Engineering - Alexandria University 2013

Adders (14)

4-bit adder-subtractor circuit.

EE 432 VLSI Modeling and Design 15

Faculty of Engineering - Alexandria University 2013

Adders (15)

A basis of the carry look-ahead algorithm.

EE 432 VLSI Modeling and Design 16

Faculty of Engineering - Alexandria University 2013

Adders (16)

Logic network for 4-bit CLA carry bits.

EE 432 VLSI Modeling and Design 17

Faculty of Engineering - Alexandria University 2013

Adders (17)

Sum calculation using the CLA network.

EE 432 VLSI Modeling and Design 18

Faculty of Engineering - Alexandria University 2013

Adders (18)

nFET logic arrays for the CLA terms.

EE 432 VLSI Modeling and Design 19

Faculty of Engineering - Alexandria University 2013

Adders (19)

Possible uses of the nFET logic arrays in Figure 12.18.

EE 432 VLSI Modeling and Design 20

Faculty of Engineering - Alexandria University 2013

Adders (20)

Static CLA mirror circuit.

EE 432 VLSI Modeling and Design 21

Faculty of Engineering - Alexandria University 2013

Adders (21)

Static mirror circuit for c2.

EE 432 VLSI Modeling and Design 22

Faculty of Engineering - Alexandria University 2013

Adders (22)

MODL carry circuit.

EE 432 VLSI Modeling and Design 23

Faculty of Engineering - Alexandria University 2013

Adders (23)

Propagate, generate, and carry-kill values

EE 432 VLSI Modeling and Design 24

Faculty of Engineering - Alexandria University 2013

Adders (24)

Switching network for the carry-out equation.

EE 432 VLSI Modeling and Design 25

Faculty of Engineering - Alexandria University 2013

Adders (25)

Manchester circuit styles.

EE 432 VLSI Modeling and Design 26

Faculty of Engineering - Alexandria University 2013

Adders (26)

Dynamic Manchester carry chain.

EE 432 VLSI Modeling and Design 27

Faculty of Engineering - Alexandria University 2013

Adders (27)

An n-bit adder network.

EE 432 VLSI Modeling and Design 28

Faculty of Engineering - Alexandria University 2013

Adders (28)

4-bit lookahead carry generator signals.

EE 432 VLSI Modeling and Design 29

Faculty of Engineering - Alexandria University 2013

Adders (29)

Block lookahead generator logic.

EE 432 VLSI Modeling and Design 30

Faculty of Engineering - Alexandria University 2013

Adders (30)

Multilevel CLA block scheme for a 16-bit adder.

EE 432 VLSI Modeling and Design 31

Faculty of Engineering - Alexandria University 2013

Adders (31)

64-bit CLA adder architecture.

EE 432 VLSI Modeling and Design 32

Faculty of Engineering - Alexandria University 2013

Adders (32)

Carry-skil circuitry.

EE 432 VLSI Modeling and Design 33

Faculty of Engineering - Alexandria University 2013

Adders (33)

A 16-bit adder using carry-skip circuits.

EE 432 VLSI Modeling and Design 34

Faculty of Engineering - Alexandria University 2013

Adders (34)

A 2-level carry-skip adder.

EE 432 VLSI Modeling and Design 35

Faculty of Engineering - Alexandria University 2013

Adders (35)

A8-bit carry-select adder.

EE 432 VLSI Modeling and Design 36

Faculty of Engineering - Alexandria University 2013

Adders (35)

Basis of a carry-save adder.

EE 432 VLSI Modeling and Design 37

Faculty of Engineering - Alexandria University 2013

Adders (36)

Creation of an n-bit carry-save adder.

EE 432 VLSI Modeling and Design 38

Faculty of Engineering - Alexandria University 2013

Adders (37)

A 7-to-12 reduction using carry-save adders.

EE 432 VLSI Modeling and Design 39

Faculty of Engineering - Alexandria University 2013

Multipliers

Bit-level multiplier.

EE 432 VLSI Modeling and Design 40

Faculty of Engineering - Alexandria University 2013

Multipliers (2)

Multiplication of two 4-bit words.

EE 432 VLSI Modeling and Design 41

Faculty of Engineering - Alexandria University 2013

Multipliers (3)

Shift register for multiplication or division by a factor of 2.

EE 432 VLSI Modeling and Design 42

Faculty of Engineering - Alexandria University 2013

Multipliers (4)

Alternate view of multiplication process.

EE 432 VLSI Modeling and Design 43

Faculty of Engineering - Alexandria University 2013

Multipliers (5)

Using a product register for multiplication.

EE 432 VLSI Modeling and Design 44

Faculty of Engineering - Alexandria University 2013

Multipliers (6)

Shift-right multiplication sequence.

EE 432 VLSI Modeling and Design 45

Faculty of Engineering - Alexandria University 2013

Multipliers (7)

Register-based multiplier network.

EE 432 VLSI Modeling and Design 46

Faculty of Engineering - Alexandria University 2013

Multipliers (8)

An array multiplier.

EE 432 VLSI Modeling and Design 47

Faculty of Engineering - Alexandria University 2013

Multipliers (9)

Modularized view of the multiplication sequence.

EE 432 VLSI Modeling and Design 48

Faculty of Engineering - Alexandria University 2013

Multipliers (10)

Details for a 4 x 4 array multiplier.

EE 432 VLSI Modeling and Design 49

Faculty of Engineering - Alexandria University 2013

Multipliers (11)

Clocked input registers.

EE 432 VLSI Modeling and Design 50

Faculty of Engineering - Alexandria University 2013

Multipliers (12)

Initial cell placement for the array.

EE 432 VLSI Modeling and Design 51

Faculty of Engineering - Alexandria University 2013

Multipliers (13)

Summary of booth encoded digit operations.

EE 432 VLSI Modeling and Design 52