DM74LS181

Functional Description
The DM74LS181 is a 4-bit high speed parallel Arithmetic DM74LS181 devices. Carry lookahead can be provided at
Logic Unit (ALU). Controlled by the four Function Select various levels and offers high speed capability over
inputs (S0S3) and the Mode Control input (M), it can per- extremely long word lengths.
form all the 16 possible logic operations or 16 different The A = B output from the device goes HIGH when all four
arithmetic operations on active HIGH or active LOW oper- F outputs are HIGH and can be used to indicate logic
ands. The Function Table lists these operations equivalence over four bits when the unit is in the subtract
When the Mode Control input (M) is HIGH, all internal car- mode. The A = B output is open-collector and can be wired-
ries are inhibited and the device performs logic operations AND with other A = B outputs to give a comparison for
on the individual bits as listed. When the Mode Control more than four bits. The A = B signal can also be used with
input is LOW, the carries are enabled and the device per- the Cn+4 signal to indicate A > B and A < B.
forms arithmetic operations on the two 4-bit words. The The Function Table lists the arithmetic operations that are
device incorporates full internal carry lookahead and pro- performed without a carry in. An incoming carry adds a one
vides for either ripple carry between devices using the Cn+4 to each operation. Thus, select code LHHL generates A
output, or for carry lookahead between packages using the minus B minus 1 (2s complement notation) without a carry
signals P (Carry Propagate) and G (Carry Generate). In the in and generates A minus B when a carry is applied.
ADD mode, P indicates that F is 15 or more, while G indi- Because subtraction is actually performed by complemen-
cates that F is 16 or more. In the SUBTRACT mode, P indi- tary addition (1s complement), a carry out means borrow;
cates that F is zero or less, while G indicates that F is less thus a carry is generated when there is no underflow and
than zero. P and G are not affected by carry in. When no carry is generated when there is underflow. As indi-
speed requirements are not stringent, it can be used in a cated, this device can be used with either active LOW
simple ripple carry mode by connecting the Carry output inputs producing active LOW outputs or with active HIGH
(Cn+4) signal to the Carry input (Cn) of the next unit. For inputs producing active HIGH outputs. For either case the
high speed operation the device is used in conjunction with table lists the operations that are performed to the oper-
the 9342 or 93S42 carry lookahead circuit. One carry loo- ands labeled inside the logic symbol.
kahead package is required for each group of four

Function Table
Mode Select Active LOW Operands Active HIGH Operands
Inputs & Fn Outputs & Fn Outputs
Logic Arithmetic Logic Arithmetic
(Note 2) (Note 2)
S3 S2 S1 S0 (M = H) (M = L) (Cn = L) (M = H) (M = L) (Cn = H)

L L L L A A minus 1 A A
L L L H AB AB minus 1 A+B A+B
L L H L A+B AB minus 1 AB A+B
L L H H Logic 1 minus 1 Logic 0 minus 1
L H L L A+B A plus (A + B) AB A plus AB
L H L H B AB plus (A + B) B (A + B) plus AB
L H H L AB A minus B minus 1 AB A minus B minus 1
L H H H A+B A+B AB AB minus 1
H L L L AB A plus (A + B) A+B A plus AB
H L L H AB A plus B AB A plus B
H L H L B AB plus (A + B) B (A + B) plus AB
H L H H A+B A+B AB AB minus 1
H H L L Logic 0 A plus A (Note 1) Logic 1 A plus A (Note 1)
H H L H AB AB plus A A+B (A + B) plus A
H H H L AB AB minus A A+B (A + B) plus A
H H H H A A A A minus 1
Note 1: Each bit is shifted to the next most significant position.
Note 2: Arithmetic operations expressed in 2s complement notation.

www.fairchildsemi.com 2