0% found this document useful (0 votes)
220 views22 pages

Integration of Spin-RAM Technology in FPGA Circuits - 2

This document discusses spin RAM based field programmable gate arrays (FPGAs). It introduces spin RAM and how it can be used as a non-volatile memory in FPGAs. Key advantages of spin RAM include non-volatility, high write/read speeds, low power dissipation, and the ability to reprogram over 10^12 times. The document proposes using spin RAM to replace SRAM and flash memory in FPGAs, eliminating the need for initialization phases and enabling dynamic reconfiguration. It also suggests using spin RAM based flip-flops to replace registers in system on chip (SOC) applications.

Uploaded by

Shivam
Copyright
© © All Rights Reserved
We take content rights seriously. If you suspect this is your content, claim it here.
Available Formats
Download as PDF, TXT or read online on Scribd
0% found this document useful (0 votes)
220 views22 pages

Integration of Spin-RAM Technology in FPGA Circuits - 2

This document discusses spin RAM based field programmable gate arrays (FPGAs). It introduces spin RAM and how it can be used as a non-volatile memory in FPGAs. Key advantages of spin RAM include non-volatility, high write/read speeds, low power dissipation, and the ability to reprogram over 10^12 times. The document proposes using spin RAM to replace SRAM and flash memory in FPGAs, eliminating the need for initialization phases and enabling dynamic reconfiguration. It also suggests using spin RAM based flip-flops to replace registers in system on chip (SOC) applications.

Uploaded by

Shivam
Copyright
© © All Rights Reserved
We take content rights seriously. If you suspect this is your content, claim it here.
Available Formats
Download as PDF, TXT or read online on Scribd
You are on page 1/ 22

Whats FPGA?

Spin RAM introduction


One bit distributed spin RAM
Interconnection switch
Look up table(LUT)
Spin RAM based flip flop
Comparison with other memories
conclusion
A Field Programmable Gate Array (FPGA) is a
Programmable Logic Device(PLD) with higher
densities and capable of implementing
different functions in a short period of time.
2-D array of logic blocks and flip-flops with
programmable interconnections.

Compact design

User can configure


Intersections between the logic blocks

The function of each block


SRAM

PROM

FLASH MEMORY
Non-volatility

High writing and reading speed

Low power dissipation

Re-programmed more than 10^12 times

Large retention time


Two thin films of altering ferromagnetic
materials and a non-magnetic layer-spacer.

Magnetic tunnel
juncion
Field induced magnetic switching(FIMS)
Thermally assisted switching(TAS)
Spin transfer torque

Ic: thrushold current for switching


LOGIC BLOCK
SRAMs are replaced by spin RAMS
No Flash ROMs are needed
No initiation phase
Needs Flash ROM and SRAM

No need of Flash ROM.


No initialisation phase
Master-write
operation
Slave-to outut
data
Master is replaced
by one-bit
distributed spin
RAM
Increases
processing speed
For the configuration of FPGA

For flip flops


Spin RAM based FPGA features
Non-volatility
Low power consumption
Dynamical re configuration
Can be applied in multi function circuits
Spin RAM based flip flops can be used to

replace registers in SOC(System On Chip)


Could be used in field of aviation and space

due to security
www.ieeeexplore.ieee.org
www.wikipedia.org

www.authorstream.com

www.google.com

You might also like