0% found this document useful (0 votes)

55 views1 page

Random Counter LFSR

The document describes an entity for a linear feedback shift register (LFSR) with an 8-bit output counter. The LFSR entity has ports for an enable signal, clock, reset, and 8-bit output. The architecture contains a signal for the linear feedback and a process that shifts the count on each clock edge when enabled, resetting the count on a high reset.

Uploaded by

manish 123

We take content rights seriously. If you suspect this is your content, claim it here.

Available Formats

Download as TXT, PDF, TXT or read online on Scribd

0% found this document useful (0 votes)

55 views1 page

Random Counter LFSR

Uploaded by

manish 123

We take content rights seriously. If you suspect this is your content, claim it here.

Available Formats

Download as TXT, PDF, TXT or read online on Scribd

You are on page 1/ 1

library ieee;

use ieee.std_logic_1164.all;
entity lfsr is
port (
cout :out std_logic_vector (7 downto 0);-- Output of the counter
enable :in std_logic; -- Enable counting
clk :in std_logic; -- Input rlock
reset :in std_logic -- Input reset
);
end entity;
architecture rtl of lfsr is
signal count :std_logic_vector (7 downto 0);
signal linear_feedback :std_logic;
begin
linear_feedback <= not(count(7) xor count(3));

process (clk, reset) begin

if (reset = '1') then
count <= (others=>'0');
elsif (rising_edge(clk)) then
if (enable = '1') then
count <= (count(6) & count(5) & count(4) & count(3)
& count(2) & count(1) & count(0) &
linear_feedback);
end if;
end if;
end process;
cout <= count;
end architecture;

LIFO 16x8 RAM
No ratings yet
LIFO 16x8 RAM
6 pages
VHDL Coding Tips and Tricks
No ratings yet
VHDL Coding Tips and Tricks
209 pages
Internship Presentation: On Asic Design Flow, CDC and PLDRC Techniques - by R.Roopak - ICE 110113068
No ratings yet
Internship Presentation: On Asic Design Flow, CDC and PLDRC Techniques - by R.Roopak - ICE 110113068
13 pages
AXI Protocol
No ratings yet
AXI Protocol
34 pages
Lab 6
No ratings yet
Lab 6
9 pages
Asynchronous Synchronous Reset Design Techniques-P
No ratings yet
Asynchronous Synchronous Reset Design Techniques-P
39 pages
Asynchronous and Synchronous Transmission
100% (1)
Asynchronous and Synchronous Transmission
18 pages
Asynchronous FIFO
50% (2)
Asynchronous FIFO
21 pages
Ahb Interview Question
No ratings yet
Ahb Interview Question
29 pages
Synchronous FIFO
No ratings yet
Synchronous FIFO
4 pages
Design and Simulation of A PCI Express Based Embed
No ratings yet
Design and Simulation of A PCI Express Based Embed
7 pages
Logic Built-In Self-Test PDF
No ratings yet
Logic Built-In Self-Test PDF
111 pages
Timing Analysis: Elec 326 Sequential Circuit Timing
No ratings yet
Timing Analysis: Elec 326 Sequential Circuit Timing
43 pages
Esign of Basic Combinational and Sequential
No ratings yet
Esign of Basic Combinational and Sequential
27 pages
Experiment 10: Aim:-Verilog Implementation of Clock Divider Software Used
No ratings yet
Experiment 10: Aim:-Verilog Implementation of Clock Divider Software Used
6 pages
RTL Design
No ratings yet
RTL Design
31 pages
Asynchronous Fifos: Honors Discussion #14 Eecs150 Spring 2010 Chris W. Fletcher
No ratings yet
Asynchronous Fifos: Honors Discussion #14 Eecs150 Spring 2010 Chris W. Fletcher
12 pages
Asynch Fifo
No ratings yet
Asynch Fifo
5 pages
Verilog Imp...
No ratings yet
Verilog Imp...
105 pages
Notes - Unit 5
No ratings yet
Notes - Unit 5
12 pages
Interfacing and Some Common Building Blocks: Coe 111: Advanced Digital Design
No ratings yet
Interfacing and Some Common Building Blocks: Coe 111: Advanced Digital Design
35 pages
Power Optimization (Part 2) : Xuan Silvia' Zhang
No ratings yet
Power Optimization (Part 2) : Xuan Silvia' Zhang
26 pages
Vil HDL (Ii) Verilog HDL (II)
No ratings yet
Vil HDL (Ii) Verilog HDL (II)
23 pages
APB
No ratings yet
APB
29 pages
Sync Async
No ratings yet
Sync Async
31 pages
(Word To PDF Converter - Unregistered) : 1) Top of Form
No ratings yet
(Word To PDF Converter - Unregistered) : 1) Top of Form
83 pages
Apb Code
No ratings yet
Apb Code
25 pages
Verilog Tutorial: Chin-Lung Su
No ratings yet
Verilog Tutorial: Chin-Lung Su
42 pages
Verilog Tutorial
No ratings yet
Verilog Tutorial
92 pages
Write Levelling On DDR3
No ratings yet
Write Levelling On DDR3
3 pages
ECRC Calculation
No ratings yet
ECRC Calculation
8 pages
Verilog
No ratings yet
Verilog
6 pages
Minimalist Simple Annual Report Cover
No ratings yet
Minimalist Simple Annual Report Cover
18 pages
Opencores Coding Guidelines
No ratings yet
Opencores Coding Guidelines
28 pages
Design of Synchronous Fifo
No ratings yet
Design of Synchronous Fifo
18 pages
Verilog HDL Implementation of Usb To Ethernet Converter
No ratings yet
Verilog HDL Implementation of Usb To Ethernet Converter
6 pages
Gated Clock Conversion
No ratings yet
Gated Clock Conversion
8 pages
Video Display Unit (VDU) : Analogue TV & Monitors Computer Monitors
No ratings yet
Video Display Unit (VDU) : Analogue TV & Monitors Computer Monitors
7 pages
Fifo Verilog Code
No ratings yet
Fifo Verilog Code
2 pages
Faqs Verilog
No ratings yet
Faqs Verilog
7 pages
Ncert Mole Concept PDF
No ratings yet
Ncert Mole Concept PDF
25 pages
Sva CDC Paper Dvcon2006
100% (1)
Sva CDC Paper Dvcon2006
6 pages
Pci e
No ratings yet
Pci e
19 pages
TCL Fundamentals
No ratings yet
TCL Fundamentals
22 pages
Equations and Impacts of Setup and Hold Time
No ratings yet
Equations and Impacts of Setup and Hold Time
5 pages
Intelligent High Performance Memory Access Technique in Aspect of DDR3
No ratings yet
Intelligent High Performance Memory Access Technique in Aspect of DDR3
6 pages
Lab 1 Report
No ratings yet
Lab 1 Report
7 pages
Implementation and Veri Fication of Pci Express Interface in A Soc
No ratings yet
Implementation and Veri Fication of Pci Express Interface in A Soc
5 pages
Evl 104 Vlsi Design Lab-I: Ex - No:1 Modeling of Sequential Digital Systems Using VHDL
No ratings yet
Evl 104 Vlsi Design Lab-I: Ex - No:1 Modeling of Sequential Digital Systems Using VHDL
34 pages
Single Port Ram Synchronous Read Write
No ratings yet
Single Port Ram Synchronous Read Write
2 pages
Why Active Low Reset
No ratings yet
Why Active Low Reset
1 page
VHDL Code (Including The RegisterFile-RAM Based Model) For SimpleProcessor of BrownVranesic Chapter 7
No ratings yet
VHDL Code (Including The RegisterFile-RAM Based Model) For SimpleProcessor of BrownVranesic Chapter 7
14 pages
Embedded Systems
No ratings yet
Embedded Systems
14 pages
VLSI Lab Assignment (VHDL) PRITAM PANIGRAHI
No ratings yet
VLSI Lab Assignment (VHDL) PRITAM PANIGRAHI
6 pages
RTL Verification and FPGA Implementation of Vedic Multiplier.
No ratings yet
RTL Verification and FPGA Implementation of Vedic Multiplier.
7 pages
5468.amba Axi Ahb Apb
No ratings yet
5468.amba Axi Ahb Apb
2 pages
FPGA Construction
No ratings yet
FPGA Construction
29 pages
Synchronous Reset
No ratings yet
Synchronous Reset
1 page
Sync and Asyc FIFO
No ratings yet
Sync and Asyc FIFO
3 pages
Examples 11
No ratings yet
Examples 11
8 pages
Library Ieee Use Ieee - STD - Logic - 1164.all Use Ieee - STD - Logic - Unsigned - All Use
No ratings yet
Library Ieee Use Ieee - STD - Logic - 1164.all Use Ieee - STD - Logic - Unsigned - All Use
7 pages
Prbs Hardware
No ratings yet
Prbs Hardware
13 pages
Dpram Verilog
No ratings yet
Dpram Verilog
2 pages
Tgate Switch
No ratings yet
Tgate Switch
1 page
Digital Signal Processing SFG
No ratings yet
Digital Signal Processing SFG
1 page
Unix Programming SHM
No ratings yet
Unix Programming SHM
1 page
Lec20 RTL Design
100% (1)
Lec20 RTL Design
40 pages
Single Port Ram Verilog Read Write
100% (1)
Single Port Ram Verilog Read Write
1 page
Digital Signal Processing Representations
No ratings yet
Digital Signal Processing Representations
1 page
Application-Specific Integrated Circuit ASIC A Complete Guide
From Everand
Application-Specific Integrated Circuit ASIC A Complete Guide
Gerardus Blokdyk
No ratings yet

Random Counter LFSR

Uploaded by

Random Counter LFSR

Uploaded by

library ieee;

process (clk, reset) begin

You might also like