Scribd
Upload
110 views

Embedded Systems Architecture Types

Embedded Systems Architecture Types

Uploaded by

Lee Smith
Copyright
© © All Rights Reserved
We take content rights seriously. If you suspect this is your content, claim it here.
Available Formats
Download as PDF, TXT or read online on Scribd
110 views

Embedded Systems Architecture Types

Embedded Systems Architecture Types

Uploaded by

Lee Smith
Copyright
© © All Rights Reserved
We take content rights seriously. If you suspect this is your content, claim it here.
Available Formats
Download as PDF, TXT or read online on Scribd
You are on page 1/ 3

19/1/2017 EmbeddedSystemsArchitectureTypes

EmbeddedSystemsArchitectureTypes
https://www.tutorialspoint.com/embedded_systems/es_architectures.htm
Copyrighttutorialspoint.com

The8051microcontrollersworkwith8bitdatabus.Sotheycansupportexternaldatamemoryupto64Kand
externalprogrammemoryof64katbest.Collectively,8051microcontrollerscanaddress128kofexternal
memory.

Whendataandcodelieindifferentmemoryblocks,thenthearchitectureisreferredasHarvardarchitecture.
Incasedataandcodelieinthesamememoryblock,thenthearchitectureisreferredasVonNeumann
architecture.

VonNeumannArchitecture
TheVonNeumannarchitecturewasfirstproposedbyacomputerscientistJohnvonNeumann.Inthis
architecture,onedatapathorbusexistsforbothinstructionanddata.Asaresult,theCPUdoesoneoperationat
atime.Iteitherfetchesaninstructionfrommemory,orperformsread/writeoperationondata.Soaninstruction
fetchandadataoperationcannotoccursimultaneously,sharingacommonbus.

VonNeumannarchitecturesupportssimplehardware.Itallowstheuseofasingle,sequentialmemory.Today's
processingspeedsvastlyoutpacememoryaccesstimes,andweemployaveryfastbutsmallamountof
memorycachelocaltotheprocessor.

HarvardArchitecture

https://www.tutorialspoint.com/cgibin/printpage.cgi 1/3
19/1/2017 EmbeddedSystemsArchitectureTypes

TheHarvardarchitectureoffersseparatestorageandsignalbusesforinstructionsanddata.Thisarchitecturehas
datastorageentirelycontainedwithintheCPU,andthereisnoaccesstotheinstructionstorageasdata.
Computershaveseparatememoryareasforprograminstructionsanddatausinginternaldatabuses,allowing
simultaneousaccesstobothinstructionsanddata.

Programsneededtobeloadedbyanoperatortheprocessorcouldnotbootitself.InaHarvardarchitecture,
thereisnoneedtomakethetwomemoriesshareproperties.

VonNeumannArchitecturevsHarvardArchitecture
ThefollowingpointsdistinguishtheVonNeumannArchitecturefromtheHarvardArchitecture.

VonNeumannArchitecture HarvardArchitecture
Singlememorytobesharedbybothcodeanddata. Separatememoriesforcodeanddata.
Processorneedstofetchcodeinaseparateclockcycleanddata Singleclockcycleissufficient,asseparate
inanotherclockcycle.Soitrequirestwoclockcycles. busesareusedtoaccesscodeanddata.
Higherspeed,thuslesstimeconsuming. Slowerinspeed,thusmoretimeconsuming.
Simpleindesign. Complexindesign.

CISCandRISC
CISCisaComplexInstructionSetComputer.Itisacomputerthatcanaddressalargenumberofinstructions.

Intheearly1980s,computerdesignersrecommendedthatcomputersshouldusefewerinstructionswithsimple
constructssothattheycanbeexecutedmuchfasterwithintheCPUwithouthavingtousememory.Such
computersareclassifiedasReducedInstructionSetComputerorRISC.

https://www.tutorialspoint.com/cgibin/printpage.cgi 2/3
19/1/2017 EmbeddedSystemsArchitectureTypes

CISCvsRISC

ThefollowingpointsdifferentiateaCISCfromaRISC

CISC RISC
Largersetofinstructions.Easytoprogram SmallersetofInstructions.Difficulttoprogram.
Simplerdesignofcompiler,consideringlargersetof
Complexdesignofcompiler.
instructions.
Manyaddressingmodescausingcomplexinstruction
Fewaddressingmodes,fixinstructionformat.
formats.
Instructionlengthisvariable. Instructionlengthvaries.
Higherclockcyclespersecond. Lowclockcyclepersecond.
Emphasisisonhardware. Emphasisisonsoftware.
Controlunitimplementslargeinstructionsetusing
Eachinstructionistobeexecutedbyhardware.
microprogramunit.
Slowerexecution,asinstructionsaretobereadfrom Fasterexecution,aseachinstructionistobeexecuted
memoryanddecodedbythedecoderunit. byhardware.
Pipeliningofinstructionsispossible,considering
Pipeliningisnotpossible.
singleclockcycle.

https://www.tutorialspoint.com/cgibin/printpage.cgi 3/3

You might also like