Implementation of AMBA AHB Protocol Using Verilog HDL
Implementation of AMBA AHB Protocol Using Verilog HDL
Implementation of AMBA AHB Protocol Using Verilog HDL
Volume: 4 Issue: 4
ISSN: 2321-8169
573 - 576
______________________________________________________________________________________
Abstract Advanced Microcontroller Bus Architecture (AMBA) is a series of bus protocols provided by ARM. These include AHB, APB and
ASB. AMBA provides an on-chip communication standard for these buses to be used in high performance microcontrollers. In this paper we
have implemented the AMBA AHB (Advanced High-Performance Bus) which is used for high performance transfers among different modules
of the microcontroller. AHB supports efficient connection of processor, on chip memory, DMA and off chip external memories. AMBA AHB
system bus supports multiple bus masters and slaves. The design is implemented using Verilog HDL and simulated using ModelSim 6.4a.
Synthesis for the design is done using Xilinx ISE 14.4.
Keywords-AMBA;AHB;Arbitration;Burst; HDL ; Simulation;Synthsis;SOC; Verilog;
__________________________________________________*****_________________________________________________
I.
INTRODUCTION
II.
BUS INTERCONNECTIONS
AHB sits above APB and implements the features required for
high performance which are:
Burst Transactions
Split Transactions
Single clock edge operation
Non tristate bus implementation.
Pipelined operation
AHB consists of multiple masters from which one is selected at
a time using the arbiter. Decoder is used to select one among
the multiple slaves that can be addressed.
Figure 1. Shows how a typical AMBA based system looks like.
573
IJRITCC | April 2016, Available @ http://www.ijritcc.org
_______________________________________________________________________________________
ISSN: 2321-8169
573 - 576
______________________________________________________________________________________
III.
AHB OPERATION
AHB COMPONENTS
_______________________________________________________________________________________
ISSN: 2321-8169
573 - 576
______________________________________________________________________________________
E. AHB Multiplexers
In AHB address and control, write data and read data
multiplexers are used. Address and control mux and write data
mux are controlled by HMASTER signal from the arbiter and
read data mux is controlled by HSELx from the decoder.
V.
SIMULATIONS
575
IJRITCC | April 2016, Available @ http://www.ijritcc.org
_______________________________________________________________________________________
ISSN: 2321-8169
573 - 576
______________________________________________________________________________________
VI.
SYNTHESIS
[2]
[3]
[4]
[5]
[6]
VII. CONCLUSION
AMBA defines on chip communication standard for
communication among different IPs. AMBA AHB is a popular
industry protocol which is used in several applications.
Implementation of AMBA AHB with multi master, slaves,
arbiter and decoder was done in this paper using the Verilog
HDL. Waveforms were obtained as expected and synthesis was
also done using Xilinx ISE.
Further this design can be extended to be used in a
complete system where it can be modified to be used with an
[7]
[8]
576
IJRITCC | April 2016, Available @ http://www.ijritcc.org
_______________________________________________________________________________________