MMMC Log
MMMC Log
edsxl
CHECKED OUT:
"Encounter_Digital_Impl_Sys_XL"
*
*
*
Cadence Design Systems, Inc.
*******************************************************************
$CTE::mmmc_default
*** Memory Usage v#1 (Current mem = 367.223M, initial mem = 98.977M) ***
*** End netlist parsing (cpu=0:00:00.1, real=0:00:00.0, mem=367.2M) ***
Top level cell is tdsp_core.
Loading view definition file from gopi/mmmc.view
Reading my_max_library_T150V08_set timing library
'/Projects/Training/user5/work/suraj/LIB/slow_T150_08V.lib' ...
**WARN: (TECHLIB-436): Attribute 'max_fanout' on 'output/inout' pin 'CO' of cell
'ADDFHX2' is not defined in the library.
**WARN: (TECHLIB-436): Attribute 'max_fanout' on 'output/inout' pin 'S' of cell
'ADDFHX2' is not defined in the library.
**WARN: (TECHLIB-436): Attribute 'max_fanout' on 'output/inout' pin 'CO' of cell
'ADDFHX4' is not defined in the library.
**WARN: (TECHLIB-436): Attribute 'max_fanout' on 'output/inout' pin 'S' of cell
'ADDFHX4' is not defined in the library.
**WARN: (TECHLIB-436): Attribute 'max_fanout' on 'output/inout' pin 'CO' of cell
'ADDFHXL' is not defined in the library.
*** Memory Usage v#1 (Current mem = 426.684M, initial mem = 98.977M) ***
*info: set bottom ioPad orient R0
Horizontal Layer M1 offset = 95 (derived)
Vertical Layer M2 offset = 100 (derived)
Generated pitch 0.2 in Metal9 is different from 0.33 defined in technology file in
unpreferred direction.
Generated pitch 0.38 in Metal9 is different from 0.33 defined in technology file in
preferred direction.
Generated pitch 0.285 in Metal8 is different from 0.2 defined in technology file in
unpreferred direction.
Generated pitch 0.285 in Metal7 is different from 0.2 defined in technology file in
preferred direction.
Generated pitch 0.19 in Metal6 is different from 0.2 defined in technology file in
unpreferred direction.
Generated pitch 0.19 in Metal5 is different from 0.2 defined in technology file in
preferred direction.
Generated pitch 0.19 in Metal4 is different from 0.2 defined in technology file in
unpreferred direction.
Generated pitch 0.19 in Metal3 is different from 0.2 defined in technology file in
preferred direction.
Generated pitch 0.19 in Metal2 is different from 0.2 defined in technology file in
unpreferred direction.
Generated pitch 0.2 in Metal1 is different from 0.19 defined in technology file in
unpreferred direction.
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF.
Set Input Pin Transition Delay as 0.1 ps.
Initializing multi-corner RC extraction with 2 active RC Corners ...
**WARN: (ENCEXT-6202): In addition to the technology file, capacitance table file
is specified for all RC corners. If the technology file for all RC corners is already
specified, the capacitance table file is not required for preRoute and postRoute
extraction. In a new session, the capacitance table files can be removed from the
create_rc_corner command. In this case, the technology file will be used for
preRoute extraction and effort level medium/high/signoff of postRoute extraction.
Type 'man ENCEXT-6202' for more detail.
Reading Capacitance Table File ../../DATA/captable_cmax ...
Cap table was created using Encounter 09.10-p004_1.
Process name: GPDK45.
**WARN: (ENCEXT-2760): Layer M10 specified in the cap table is ignored because
it is greater than the maximum number of layers, 9, specified in the technology
LEF file. Check the cap table for the invalid layer specification.
**WARN: (ENCEXT-2760): Layer M11 specified in the cap table is ignored because
it is greater than the maximum number of layers, 9, specified in the technology
LEF file. Check the cap table for the invalid layer specification.
**WARN: (ENCEXT-2776): The via resistance between layers M1 and M2 is not
defined in the capacitance table file. The via resistance of 6.7 Ohms defined in
the LEF technology file will be used as via resistance between these layers.
Type 'man ENCEXT-2776' for more detail.
**WARN: (ENCEXT-2776): The via resistance between layers M2 and M3 is not
defined in the capacitance table file. The via resistance of 6.7 Ohms defined in
the LEF technology file will be used as via resistance between these layers.
Type 'man ENCEXT-2776' for more detail.
**WARN: (ENCEXT-2776): The via resistance between layers M3 and M4 is not
defined in the capacitance table file. The via resistance of 6.7 Ohms defined in
the LEF technology file will be used as via resistance between these layers.
Type 'man ENCEXT-2776' for more detail.
RC-Corner Name
RC-Corner Index
: my_rc_corner_cmax
:0
:1
:1
:1
:1
:1
: my_rc_corner_cmax
:0
:1
:1
:1
:1
:1
: my_rc_corner_cmax
:0
:1
:1
:1
:1
:1
RC-Corner Name
RC-Corner Index
: my_rc_corner_cmax
:0
:1
:1
:1
:1
:1
: my_rc_corner_cmax
:0
:1
:1
:1
:1
:1
: my_rc_corner_cmax
:0
:1
:1
:1
:1
:1
RC-Corner Name
RC-Corner Index
: my_rc_corner_cmax
:0
:1
:1
:1
:1
:1
: my_rc_corner_cmax
:0
:1
:1
:1
:1
:1
: my_rc_corner_cmax
:0
:1
:1
:1
:1
:1
RC-Corner Name
RC-Corner Index
: my_rc_corner_cmax
:0
:1
:1
:1
:1
:1
: my_rc_corner_cmax
:0
:1
:1
:1
:1
:1
: my_rc_corner_cmax
:0
:1
:1
:1
:1
:1
RC-Corner Name
RC-Corner Index
: my_rc_corner_cmin
:1
:1
:1
:1
:1
:1
: my_rc_corner_cmin
:1
:1
:1
:1
:1
:1
: my_rc_corner_cmin
:1
:1
:1
:1
:1
:1
RC-Corner Name
RC-Corner Index
: my_rc_corner_cmin
:1
:1
:1
:1
:1
:1
: my_rc_corner_cmin
:1
:1
:1
:1
:1
:1
: my_rc_corner_cmin
:1
:1
:1
:1
:1
:1
RC-Corner Name
RC-Corner Index
: my_rc_corner_cmin
:1
:1
:1
:1
:1
:1
: my_rc_corner_cmin
:1
:1
:1
:1
:1
:1
: my_rc_corner_cmin
:1
:1
:1
:1
:1
:1
RC-Corner Name
RC-Corner Index
: my_rc_corner_cmin
:1
:1
:1
:1
:1
:1
: my_rc_corner_cmin
:1
:1
:1
:1
:1
:1
: my_rc_corner_cmin
:1
:1
:1
:1
:1
:1
RC-Corner Name
RC-Corner Index
: my_rc_corner_cmin
:1
:1
:1
:1
:1
:1
: my_rc_corner_cmin
:1
:1
:1
:1
:1
:1
: my_rc_corner_cmin
:1
:1
:1
:1
:1
:1
RC-Corner Name
RC-Corner Index
: my_rc_corner_cmin
:1
:1
:1
:1
:1
:1
: my_rc_corner_cmin
:1
:1
:1
:1
:1
:1
: my_rc_corner_cmin
:1
:1
:1
:1
:1
:1
RC-Corner Name
RC-Corner Index
: my_rc_corner_cmax
:0
:1
:1
:1
:1
:1
: my_rc_corner_cmax
:0
:1
:1
:1
:1
:1
: my_rc_corner_cmax
:0
:1
:1
:1
:1
:1
RC-Corner Name
RC-Corner Index
: my_rc_corner_cmax
:0
:1
:1
:1
:1
:1
: my_rc_corner_cmax
:0
:1
:1
:1
:1
:1
: my_rc_corner_cmax
:0
:1
:1
:1
:1
:1
then derives the other corners based on their technology files and operating
conditions from the primary corner.
*Info: initialize multi-corner CTS.
Reading my_max_library_T140V102_set timing library
'/Projects/Training/user5/work/suraj/LIB/slow_T140_102V.lib' ...
Read 477 cells in library 'gpdk045bc'
Reading my_max_library_T125V108_set timing library
'/Projects/Training/user5/work/suraj/LIB/slow_T125_108V.lib' ...
Read 477 cells in library 'gpdk045bc'
Reading my_nom_library_T25V12_set timing library
'/Projects/Training/user5/work/suraj/LIB/typical_T25_12V.lib' ...
Read 477 cells in library 'typical'
Reading my_nom_library_T50V13_set timing library
'/Projects/Training/user5/work/suraj/LIB/typical_T50_13V.lib' ...
Read 477 cells in library 'typical'
Reading my_nom_library_T15V11_set timing library
'/Projects/Training/user5/work/suraj/LIB/typical_T15_11V.lib' ...
Read 477 cells in library 'typical'
Reading my_min_library_Tm20V15_set timing library
'/Projects/Training/user5/work/suraj/LIB/fast_Tm20_15V.lib' ...
Read 477 cells in library 'gpdk045wc'
Reading my_min_library_Tm40V18_set timing library
'/Projects/Training/user5/work/suraj/LIB/fast_Tm40_18V.lib' ...
Read 477 cells in library 'gpdk045wc'
CTE reading timing constraint file '../../SDC/test.sdc' ...
Current (total cpu=0:00:14.7, real=0:00:55.0, peak res=604.1M, current
mem=735.1M)
**WARN: (TCLNL-330):
set_input_delay on clock root 'clk' is not supported. You
should use the -source option to set_clock_latency to provide this offset. You can
also use the global timing_allow_input_delay_on_clock_source to allow
set_input_delay assertion to have an effect on clock source paths beginning at
this clock root. (File ../../SDC/test.sdc, Line 188).
List of usable buffers: BUFX2 BUFX12 BUFX16 BUFX20 CLKBUFX2 BUFX3 BUFX4
CLKBUFX12 CLKBUFX16 CLKBUFX20 CLKBUFX4 CLKBUFX6 CLKBUFX8 BUFX8
CLKBUFX3 BUFX6
Total number of usable buffers: 16
List of unusable buffers:
Total number of unusable buffers: 0
List of usable inverters: CLKINVX1 CLKINVX2 CLKINVX12 CLKINVX16 CLKINVX20
INVX1 CLKINVX3 CLKINVX4 CLKINVX6 INVX12 INVX2 INVX3 CLKINVX8 INVX20
INVX4 INVX6 INVX16 INVXL INVX8
Total number of usable inverters: 19
List of unusable inverters:
Total number of unusable inverters: 0
List of identified usable delay cells: DLY1X4 DLY2X4 DLY3X4 DLY1X1 DLY4X1
DLY2X1 DLY3X1 DLY4X4
Total number of identified usable delay cells: 8
List of identified unusable delay cells:
Total number of identified unusable delay cells: 0
*** Summary of all messages that are not suppressed in this session:
Severity ID
Count Summary
WARNING ENCEXT-6202
WARNING ENCEXT-2710
WARNING ENCEXT-2760
WARNING ENCEXT-2776
<CMD> fit
<CMD> setDrawView fplan
<CMD> loadIoFile io/tdsp_core.save.io
Reading IO assignment file "io/tdsp_core.save.io" ...
<CMD> fit
<CMD> clearGlobalNets
<CMD> globalNetConnect VDD -type pgpin -pin VDD -inst *
<CMD> globalNetConnect VSS -type pgpin -pin VSS -inst *
<CMD> set sprCreateIeStripeNets {}
<CMD> set sprCreateIeStripeLayers {}
<CMD> set sprCreateIeStripeWidth 10.0
<CMD> set sprCreateIeStripeSpacing 2.0
<CMD> set sprCreateIeStripeThreshold 1.0
CMD> addStripe -skip_via_on_wire_shape Noshape -block_ring_top_layer_limit
Metal3 -max_same_layer_jog_length 0.14 -padcore_ring_bottom_layer_limit
Metal1 -set_to_set_distance 25 -skip_via_on_pin Standardcell
-stacked_via_top_layer Metal9 -padcore_ring_top_layer_limit Metal3 -spacing 0.45
-xleft_offset 5 -xright_offset 5 -merge_stripes_value 0.165 -layer Metal2
-block_ring_bottom_layer_limit Metal1 -width 2.1 -nets {VDD VSS}
-stacked_via_bottom_layer Metal1
Options: -noPinGuide
Congestion distribution:
Remain
cntH
cntV
--------------------------------------1:
0.00%
0.02%
-------------------------------------0:
0.00%
0.02%
1:
0.00%
0.05%
2:
0.00%
27
0.21%
3:
0.00%
41
0.32%
4:
0.00%
85
0.67%
5:
12728100.00%
1256498.71%
my_analysis_view_test_max_cmin_T140V102
my_analysis_view_func_max_cmin_T125V108
my_analysis_view_test_max_cmin_T125V108
my_analysis_view_func_nom_cmin_T25V12
my_analysis_view_test_nom_cmin_T25V12
my_analysis_view_func_nom_cmin_T20V13
my_analysis_view_test_nom_cmin_T20V13
my_analysis_view_func_nom_cmin_T15V11
my_analysis_view_test_nom_cmin_T15V11
Active hold views: my_analysis_view_func_min_cmin_T0V132
my_analysis_view_test_min_cmin_T0V132
my_analysis_view_func_min_cmin_Tm20V15
my_analysis_view_test_min_cmin_Tm20V15
my_analysis_view_func_min_cmin_Tm40V18
my_analysis_view_test_min_cmin_Tm40V18
my_analysis_view_func_nom_cmax_T25V12
my_analysis_view_test_nom_cmax_T25V12
my_analysis_view_func_nom_cmax_T50V13
my_analysis_view_test_nom_cmax_T50V13
my_analysis_view_func_nom_cmax_T15V11
my_analysis_view_test_nom_cmax_T15V11
my_analysis_view_func_min_cmax_T0V132
my_analysis_view_test_min_cmax_T0V132
my_analysis_view_func_min_cmax_Tm20V15
my_analysis_view_func_min_cmax_Tm40V15
my_analysis_view_test_min_cmax_Tm40V15
my_analysis_view_test_min_cmax_Tm20V15
*** Summary of all messages that are not suppressed in this session:
Severity ID
Count Summary
WARNING ENCTS-403
WARNING ENCDC-1629
WARNING ENCSP-9025
WARNING ENCSP-9042
globalDetailRoute
#setNanoRouteMode -routeBottomRoutingLayer 1
#setNanoRouteMode -routeTopRoutingLayer 3
#setNanoRouteMode -routeWithSiDriven false
#setNanoRouteMode -routeWithTimingDriven false
#Start globalDetailRoute on Fri Apr 1 16:13:34 2016
#
#WARNING (NRDB-976) The TRACK STEP 0.1900 for preferred direction tracks is
smaller than the PITCH 0.2000 for LAYER Metal3. This will cause routability
problems for NanoRoute.
#WARNING (NRDB-976) The TRACK STEP 0.1900 for preferred direction tracks is
smaller than the PITCH 0.2000 for LAYER Metal5. This will cause routability
problems for NanoRoute.
#NanoRoute Version v14.28-s005 NR160313-1959/14_28-UB
#Bottom routing layer is M1, bottom routing layer for shielding is M1, bottom
shield layer is M1
#Start routing data preparation.
#WARNING (NRDB-2077) The below via enclosure for LAYER Metal1 is not
specified for width 0.060.
#WARNING (NRDB-2078) The above via enclosure for LAYER Metal2 is not
specified for width 0.070.
#WARNING (NRDB-2077) The below via enclosure for LAYER Metal1 is not
specified for width 0.060.
#WARNING (NRDB-2078) The above via enclosure for LAYER Metal2 is not
specified for width 0.070.
#WARNING (NRDB-2077) The below via enclosure for LAYER Metal2 is not
specified for width 0.070.
#WARNING (NRDB-2078) The above via enclosure for LAYER Metal3 is not
specified for width 0.070.
#WARNING (NRDB-2077) The below via enclosure for LAYER Metal2 is not
specified for width 0.070.
#WARNING (NRDB-2078) The above via enclosure for LAYER Metal3 is not
specified for width 0.070.
#WARNING (NRDB-2077) The below via enclosure for LAYER Metal3 is not
specified for width 0.070.
#WARNING (NRDB-2078) The above via enclosure for LAYER Metal4 is not
specified for width 0.070.
#WARNING (NRDB-2077) The below via enclosure for LAYER Metal3 is not
specified for width 0.070.
#WARNING (NRDB-2078) The above via enclosure for LAYER Metal4 is not
specified for width 0.070.
#WARNING (NRDB-2077) The below via enclosure for LAYER Metal4 is not
specified for width 0.070.
#WARNING (NRDB-2078) The above via enclosure for LAYER Metal5 is not
specified for width 0.070.
#WARNING (NRDB-2077) The below via enclosure for LAYER Metal4 is not
specified for width 0.070.
#WARNING (NRDB-2078) The above via enclosure for LAYER Metal5 is not
specified for width 0.070.
#WARNING (NRDB-2077) The below via enclosure for LAYER Metal5 is not
specified for width 0.070.
#WARNING (NRDB-2078) The above via enclosure for LAYER Metal6 is not
specified for width 0.070.
#WARNING (NRDB-2077) The below via enclosure for LAYER Metal5 is not
specified for width 0.070.
#WARNING (NRDB-2078) The above via enclosure for LAYER Metal6 is not
specified for width 0.070.
#WARNING (NRDB-2077) The below via enclosure for LAYER Metal6 is not
specified for width 0.070.
#WARNING (NRDB-2078) The above via enclosure for LAYER Metal7 is not
specified for width 0.070.
#WARNING (NRDB-2077) The below via enclosure for LAYER Metal6 is not
specified for width 0.070.
#WARNING (NRDB-2078) The above via enclosure for LAYER Metal7 is not
specified for width 0.070.
#WARNING (NRDB-2077) The below via enclosure for LAYER Metal7 is not
specified for width 0.070.
#WARNING (NRDB-2078) The above via enclosure for LAYER Metal8 is not
specified for width 0.070.
#WARNING (NRDB-2077) The below via enclosure for LAYER Metal7 is not
specified for width 0.070.
#WARNING (NRDB-2078) The above via enclosure for LAYER Metal8 is not
specified for width 0.070.
#WARNING (NRDB-2077) The below via enclosure for LAYER Metal8 is not
specified for width 0.070.
#WARNING (NRDB-2078) The above via enclosure for LAYER Metal9 is not
specified for width 0.070.
#WARNING (NRDB-2077) The below via enclosure for LAYER Metal8 is not
specified for width 0.070.
#WARNING (NRDB-2078) The above via enclosure for LAYER Metal9 is not
specified for width 0.070.
#WARNING (NRDB-2077) The below via enclosure for LAYER Metal1 is not
specified for width 0.060.
#WARNING (NRDB-2078) The above via enclosure for LAYER Metal2 is not
specified for width 0.070.
#WARNING (NRDB-2077) The below via enclosure for LAYER Metal1 is not
specified for width 0.060.
#WARNING (NRDB-2078) The above via enclosure for LAYER Metal2 is not
specified for width 0.070.
#WARNING (NRDB-2077) The below via enclosure for LAYER Metal2 is not
specified for width 0.070.
#WARNING (NRDB-2078) The above via enclosure for LAYER Metal3 is not
specified for width 0.070.
#WARNING (NRDB-2077) The below via enclosure for LAYER Metal2 is not
specified for width 0.070.
#WARNING (NRDB-2078) The above via enclosure for LAYER Metal3 is not
specified for width 0.070.
#WARNING (EMS-27) Message (NRDB-2077) has exceeded the current message
display limit of 20.
#To increase the message display limit, refer to the product command reference
manual.
#WARNING (EMS-27) Message (NRDB-2078) has exceeded the current message
display limit of 20.
#To increase the message display limit, refer to the product command reference
manual.
#WARNING (NRDB-812) Cuts within VIA VIA12_4C violate adjacent cut spacing
rule.
#WARNING (NRDB-812) Cuts within VIA VIA23_4C violate adjacent cut spacing
rule.
#WARNING (NRDB-812) Cuts within VIA VIA34_4C violate adjacent cut spacing
rule.
#WARNING (NRDB-812) Cuts within VIA VIA45_4C violate adjacent cut spacing
rule.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.800.
#Voltage range [0.000 - 0.000] has 1 net.
#Voltage range [1.100 - 1.800] has 1 net.
#Voltage range [0.000 - 1.800] has 3884 nets.
# Metal1
H Track-Pitch = 0.190
# Metal2
V Track-Pitch = 0.200
# Metal3
H Track-Pitch = 0.190
# Metal4
V Track-Pitch = 0.200
# Metal5
H Track-Pitch = 0.190
# Metal6
V Track-Pitch = 0.200
# Metal7
H Track-Pitch = 0.285
#WARNING (NRAG-44) Track pitch is too small compared with line-2-via pitch.
# Metal8
V Track-Pitch = 0.200
#WARNING (NRAG-44) Track pitch is too small compared with line-2-via pitch.
# Metal9
H Track-Pitch = 0.380
#WARNING (NRAG-44) Track pitch is too small compared with line-2-via pitch.
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=20 tracks, using layer Metal2's pitch =
0.200.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:03, elapsed time = 00:00:04, memory = 897.88 (MB), peak =
1252.13 (MB)
Routing #Avail
Direction Track
#Track
#Total
Blocked
%Gcell
Gcell
Blocked
# -------------------------------------------------------------# Metal 1
774
1369
1.83%
# Metal 2
743
1369
0.00%
# Metal 3
774
1369
0.00%
# Metal 4
598
145
1369
8.11%
# Metal 5
596
178
1369
5.41%
# Metal 6
569
174
1369
5.41%
# -------------------------------------------------------------# Total
4054
10.99% 8214
3.46%
#
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 898.41 (MB), peak =
1252.13 (MB)
#
Rules Unconstrained
#----------------------------#
Default
3562
#----------------------------#
Total
3562
#----------------------------#
#Routing constraints summary of the whole design:
#----------------------------#
Rules Unconstrained
#----------------------------#
Default
3562
#----------------------------#
Total
3562
#----------------------------#
#
# Congestion Analysis: (blocked Gcells are excluded)
#
#
OverCon
#Gcell
Layer
(1-2)
OverCon
#Gcell
OverCon
#Gcell
(3-5)
(6-8)
OverCon
#Gcell
%Gcell
(9-11) OverCon
# -------------------------------------------------------------------------# Metal 1
0(0.00%)
0(0.00%)
# Metal 2
89(6.50%)
# Metal 3
0(0.00%)
0(0.00%)
0(0.00%)
0(0.00%) (0.00%)
# Metal 4
0(0.00%)
0(0.00%)
0(0.00%)
0(0.00%) (0.00%)
# Metal 5
0(0.00%)
0(0.00%)
0(0.00%)
0(0.00%) (0.00%)
# Metal 6
0(0.00%)
0(0.00%)
0(0.00%)
0(0.00%) (0.00%)
76(5.55%)
0(0.00%)
45(3.29%)
0(0.00%) (0.00%)
23(1.68%) (17.0%)
# -------------------------------------------------------------------------#
Total
89(1.12%)
76(0.96%)
45(0.57%)
23(0.29%) (2.93%)
#
# The worst congested Gcell overcon (routing demand over resource in number
of tracks) = 11
#
#Complete Global Routing.
#Total wire length = 62720 um.
#Total half perimeter of net bounding box = 59121 um.
#Total wire length on LAYER Metal1 = 96 um.
#Total wire length on LAYER Metal2 = 30516 um.
#Total wire length on LAYER Metal3 = 32108 um.
#Total wire length on LAYER Metal4 = 0 um.
#Total wire length on LAYER Metal5 = 0 um.
#Total wire length on LAYER Metal6 = 0 um.
#Total wire length on LAYER Metal7 = 0 um.
#Total wire length on LAYER Metal8 = 0 um.
#Total wire length on LAYER Metal9 = 0 um.
#Total number of vias = 20169
#Up-Via Summary (total 20169):
#
#----------------------# Metal 1
12396
# Metal 2
7773
#----------------------#
20169
#
#Max overcon = 11 tracks.
#Total overcon = 2.93%.
#
#----------------------# Metal 1
12396
# Metal 2
7773
#----------------------#
20169
#
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 874.83 (MB), peak =
1252.13 (MB)
#
#Cpu time = 00:00:07
#Elapsed time = 00:00:07
#Increased memory = 21.43 (MB)
#Total memory = 874.83 (MB)
#Peak memory = 1252.13 (MB)
#
#Start Detail Routing..
#start initial detail routing ...
#
number of violations = 14
#
#
#
Metal1
Metal2
11
Totals
12
Loop Totals
0
2
2
1
13
14
#cpu time = 00:00:43, elapsed time = 00:00:43, memory = 1101.48 (MB), peak
= 1252.13 (MB)
#start 1st optimization iteration ...
#
number of violations = 0
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1101.59 (MB), peak
= 1252.13 (MB)
#Complete Detail Routing.
#Total wire length = 62610 um.
#Total half perimeter of net bounding box = 59121 um.
#Total wire length on LAYER Metal1 = 5741 um.
#Total wire length on LAYER Metal2 = 30758 um.
#Total wire length on LAYER Metal3 = 26111 um.
#Total wire length on LAYER Metal4 = 0 um.
#Total wire length on LAYER Metal5 = 0 um.
#Total wire length on LAYER Metal6 = 0 um.
#Total wire length on LAYER Metal7 = 0 um.
#Total wire length on LAYER Metal8 = 0 um.
#Total wire length on LAYER Metal9 = 0 um.
#Total number of vias = 24203
#Total number of multi-cut vias = 410 ( 1.7%)
#Total number of single cut vias = 23793 ( 98.3%)
#Up-Via Summary (total 24203):
#
single-cut
multi-cut
Total
#----------------------------------------------------------# Metal 1
14528 ( 97.3%)
410 ( 2.7%)
# Metal 2
9265 (100.0%)
0 ( 0.0%)
14938
9265
#----------------------------------------------------------#
23793 ( 98.3%)
410 ( 1.7%)
#
#Total number of DRC violations = 0
#Cpu time = 00:00:44
#Elapsed time = 00:00:45
#Increased memory = 226.75 (MB)
24203
single-cut
multi-cut
Total
#----------------------------------------------------------# Metal 1
14528 ( 97.3%)
410 ( 2.7%)
# Metal 2
9265 (100.0%)
0 ( 0.0%)
14938
9265
#----------------------------------------------------------#
#
23793 ( 98.3%)
410 ( 1.7%)
24203
single-cut
multi-cut
Total
#----------------------------------------------------------# Metal 1
14528 ( 97.3%)
410 ( 2.7%)
# Metal 2
9265 (100.0%)
0 ( 0.0%)
14938
9265
#----------------------------------------------------------#
23793 ( 98.3%)
410 ( 1.7%)
24203
#
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 890.78 (MB), peak =
1252.13 (MB)
#
#Post Route wire spread is done.
#Total wire length = 64282 um.
#Total half perimeter of net bounding box = 59121 um.
#Total wire length on LAYER Metal1 = 5758 um.
#Total wire length on LAYER Metal2 = 31486 um.
#Total wire length on LAYER Metal3 = 27038 um.
#Total wire length on LAYER Metal4 = 0 um.
#Total wire length on LAYER Metal5 = 0 um.
#Total wire length on LAYER Metal6 = 0 um.
#Total wire length on LAYER Metal7 = 0 um.
#Total wire length on LAYER Metal8 = 0 um.
#Total wire length on LAYER Metal9 = 0 um.
#Total number of vias = 24203
single-cut
multi-cut
Total
#----------------------------------------------------------# Metal 1
14528 ( 97.3%)
410 ( 2.7%)
# Metal 2
9265 (100.0%)
0 ( 0.0%)
14938
9265
#----------------------------------------------------------#
23793 ( 98.3%)
410 ( 1.7%)
24203
#
#
#Start DRC checking..
#
number of violations = 0
#cpu time = 00:00:04, elapsed time = 00:00:04, memory = 1085.27 (MB), peak
= 1252.13 (MB)
#
number of violations = 0
#cpu time = 00:00:04, elapsed time = 00:00:04, memory = 1085.27 (MB), peak
= 1252.13 (MB)
#CELL_VIEW tdsp_core,init has no DRC violation.
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#detailRoute Statistics:
#Cpu time = 00:00:51
#Elapsed time = 00:00:52
#Increased memory = 210.36 (MB)
#Total memory = 1085.19 (MB)
#Peak memory = 1252.13 (MB)
#
#globalDetailRoute statistics:
<CMD> getLogFileName