Basics of PLC Programming PDF
Basics of PLC Programming PDF
Programming
MC.ANTONIOSANDOVALCHIGUIL
29/10/2015
MC.ANTONIOSANDOVALCHIGUIL
Processor
Memory
Organization
29/10/2015
MC.ANTONIOSANDOVALCHIGUIL
Processor
Memory
Organization
29/10/2015
Program Files.
Program fi les are the areas of processor memory where ladder
logic programming is stored. They may include:
MC.ANTONIOSANDOVALCHIGUIL
Processor
Memory
Organization
29/10/2015
MC.ANTONIOSANDOVALCHIGUIL
Processor
Memory
Organization
29/10/2015
MC.ANTONIOSANDOVALCHIGUIL
Processor
Memory
Organization
29/10/2015
MC.ANTONIOSANDOVALCHIGUIL
Processor
Memory
Organization
29/10/2015
MC.ANTONIOSANDOVALCHIGUIL
Processor
Memory
Organization
29/10/2015
Data Files.
The data file portion of the processors memory stores input
and output status, processor status, the status of various bits,
and numerical data. All this information is accessed via the
ladder logic program. These files are organized by the type of
data they contain and may include:
MC.ANTONIOSANDOVALCHIGUIL
Processor
Memory
Organization
29/10/2015
MC.ANTONIOSANDOVALCHIGUIL
Processor
Memory
Organization
29/10/2015
MC.ANTONIOSANDOVALCHIGUIL
10
Processor
Memory
Organization
TheI/Oaddressformatfor
theSLCfamilyofPLCsis
showninFigure.
29/10/2015
MC.ANTONIOSANDOVALCHIGUIL
11
Processor
Memory
Organization
29/10/2015
The timer file stores the timer status and timer data. A timer
element consists of three words: the control word, preset
word, and accumulated word. The addressing of the timer
control word is the assigned timer number. Timers in fi le 4 are
numbered starting with T4:0 and running through T4:999. The
addresses for the three timer words in timer T4:0 are:
MC.ANTONIOSANDOVALCHIGUIL
12
Processor
Memory
Organization
29/10/2015
The counter file stores the counter status and counter data. A
counter element consists of three words: the control word,
preset word, and accumulated word. The addressing of the
counter control is the assigned counter number. Counters in file
5 are numbered beginning with C5:0 and running through
C5:999. The addresses for the three counter words in counter
C5:0 are:
MC.ANTONIOSANDOVALCHIGUIL
13
Processor
Memory
Organization
29/10/2015
MC.ANTONIOSANDOVALCHIGUIL
14
Processor
Memory
Organization
29/10/2015
MC.ANTONIOSANDOVALCHIGUIL
15
Processor
Memory
Organization
29/10/2015
MC.ANTONIOSANDOVALCHIGUIL
16
Processor
Memory
Organization
29/10/2015
MC.ANTONIOSANDOVALCHIGUIL
17
Processor
Memory
Organization
29/10/2015
MC.ANTONIOSANDOVALCHIGUIL
18
Processor
Memory
Organization
29/10/2015
MC.ANTONIOSANDOVALCHIGUIL
19
RelayType Instructions.
Processor
Memory
Organization
29/10/2015
MC.ANTONIOSANDOVALCHIGUIL
20
Processor
Memory
Organization
29/10/2015
RelayType Instructions.
The three fundamental symbols that are used to translate relay
control logic to contact symbolic logic are Examine If Closed
(XIC), Examine If Open (XIO), and Output Energize (OTE).
MC.ANTONIOSANDOVALCHIGUIL
21
Processor
Memory
Organization
29/10/2015
MC.ANTONIOSANDOVALCHIGUIL
22
Processor
Memory
Organization
29/10/2015
Examine If
instruction.
Open
MC.ANTONIOSANDOVALCHIGUIL
(XIO)
23
Processor
Memory
Organization
29/10/2015
Output Energize
instruction.
MC.ANTONIOSANDOVALCHIGUIL
(OTE)
24