IVC102

PRECISION SWITCHED INTEGRATOR

TRANSIMPEDANCE AMPLIFIER
APPLICATIONS

DESCRIPTION

PRECISION LOW CURRENT MEASUREMENT

The IVC102 is a precision integrating amplifier with

FET op amp, integrating capacitors, and low leakage
FET switches. It integrates low-level input current for
a user-determined period, storing the resulting voltage
on the integrating capacitor. The output voltage can be
held for accurate measurement. The IVC102 provides
a precision, lower noise alternative to conventional
transimpedance op amp circuits that require a very
high value feedback resistor.

PHOTODIODE MEASUREMENTS
IONIZATION CHAMBER MEASUREMENTS
CURRENT/CHARGE-OUTPUT SENSORS
LEAKAGE CURRENT MEASUREMENT

FEATURES

The IVC102 is ideal for amplifying low-level sensor

currents from photodiodes and ionization chambers.
The input signal current can be positive or negative.

ON-CHIP INTEGRATING CAPACITORS

GAIN PROGRAMMED BY TIMING
LOW INPUT BIAS CURRENT: 750fA max

TTL/CMOS-compatible timing inputs control the integration period, hold and reset functions to set the
effective transimpedance gain and to reset (discharge)
the integrator capacitor.

LOW NOISE
LOW SWITCH CHARGE INJECTION
FAST PULSE INTEGRATION

Package options include 14-Pin plastic DIP and SO-14

surface-mount packages. Both are specified for the
40C to 85C industrial temperature range.

LOW NONLINEARITY: 0.005% typ

14-PIN DIP, SO-14 SURFACE MOUNT

V+
C3

14

60pF

VB
C2

5
4

Ionization
Chamber

C1

1
I (t) dt
CINT IN

30pF
Positive or Negative
Signal Integration

10pF
S2

3
IIN

10
VO

0V

S1

Hold

1
9

Integrate

Hold

Reset

S1

Photodiode
Analog
Ground

11
S1

12
S2

Logic Low closes switches

13

S2

Digital
Ground

InternationalAirportIndustrialPark MailingAddress:POBox11400 Tucson,AZ85734 StreetAddress:6730S.TucsonBlvd. Tucson,AZ 85706

Tel:(520)746-1111 Twx:910-952-1111 Cable:BBRCORP Telex:066-6491 FAX:(520)889-1510 ImmediateProductInfo:(800)548-6132

1996 Burr-Brown Corporation

SBFS009

1
PDS-1329A

IVC102
Printed in U.S.A. June, 1996

SPECIFICATIONS
At TA = +25C, VS = 15V, RL = 2k, C INT = C1 + C2 + C3 , 1ms integration period(1), unless otherwise specified.
IVC102P, U
PARAMETER

CONDITIONS

TRANSFER FUNCTION
Gain Error
vs Temperature
Nonlinearity
Input Current Range
Offset Voltage(2)
vs Temperature
vs Power Supply
Droop Rate, Hold Mode
OP AMP
Input Bias Current
vs Temperature
Offset Voltage (Op Amp VOS)
vs Temperature
vs Power Supply
Noise Voltage

VO = 10V
IIN = 0, CIN = 50pF
VS = +4.75/10 to +18/18V

DYNAMIC CHARACTERISTIC
Op Amp Gain-Bandwidth
Op Amp Slew Rate
Reset
Slew Rate
Settling Time, 0.01%
DIGITAL INPUTS
VIH (referred to digital ground)
VIL (referred to digital ground)
IIH
IIL
Switching Time

mV
V/C
V/V
nV/Hz

80

100
25
10
30
60

120

(V+)3
(V)+3

(V+)1.3
(V)+2.6
20
500
See Typical Curve

V
V
mA
pF

2
3

MHz
V/s

3
6

V/s
s

2
0.5

100

+15
15
4.1
1.6
0.2
2.3

40
55
100
150

pF
ppm/C
pF
pF
pF

5.5
0.8

V
V
A
A
ns

+18
18
5.5
2.2

V
V
mA
mA
mA
mA

85
125

C
C

2
0
100
+4.75
10

TEMPERATURE RANGE
Operating Range
Storage
Thermal Resistance, JA
DIP
SO-14

%
ppm/C
%
A
mV
V/C
V/V
nV/s
fA

10V Step

POWER SUPPLY
Voltage Range: Positive
Negative
Current: Positive
Negative
Analog Ground
Digital Ground

UNITS

750

VS = +4.75/10 to +18/18V
f = 1kHz

(TTL/CMOS Compatible)
(Logic High)
(Logic Low)
VIH = 5V
VIL = 0V

MAX

100
See Typical Curve
0.5
5
10
10

S1, S2 Open

RL = 2k
RL = 2k

TYP

VO = (IIN )(TINT)/CINT
5
+25/17
25
0.005
100
5
20
30
150
750
1

CINT = C1 + C2 + C3

INTEGRATION CAPACITORS
C1 + C2 + C3
vs Temperature
C1
C2
C3
OUTPUT
Voltage Range, Positive
Negative
Short-Circuit Current
Capacitive Load Drive
Noise Voltage

MIN

C/W
C/W

NOTES: (1) Standard test timing: 1ms integration, 200s hold, 100s reset. (2) Hold mode output voltage after 1ms integration of zero input current. Includes op
amp offset voltage, integration of input error current and switch charge injection effects.

The information provided herein is believed to be reliable; however, BURR-BROWN assumes no responsibility for inaccuracies or omissions. BURR-BROWN assumes
no responsibility for the use of this information, and all use of such information shall be entirely at the users own risk. Prices and specifications are subject to change
without notice. No patent rights or licenses to any of the circuits described herein are implied or granted to any third party. BURR-BROWN does not authorize or warrant
any BURR-BROWN product for use in life support devices and/or systems.

IVC102

ELECTROSTATIC
DISCHARGE SENSITIVITY

ABSOLUTE MAXIMUM RATINGS

Supply Voltage, V+ to V .................................................................... 36V
Logic Input Voltage ...................................................................... V to V+
Output Short Circuit to Ground ............................................... Continuous
Operating Temperature ................................................. 40C to +125C
Storage Temperature ..................................................... 55C to +125C
Lead Temperature (soldering, 10s) ................................................. 300C

This integrated circuit can be damaged by ESD. Burr-Brown

recommends that all integrated circuits be handled with
appropriate precautions. Failure to observe proper handling
and installation procedures can cause damage.
ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits
may be more susceptible to damage because very small
parametric changes could cause the device not to meet its
published specifications.

PIN CONNECTIONS
Top View

14-Pin DIP/
SO-14 Surface Mount

Analog Ground

14 V+

IIN

13 Digital Ground

In

12 S2

C1

11 S1

C2

10 VO

C3

NC

NC

NC = No Internal Connection
Connect to Analog Ground for Lowest Noise

PACKAGE INFORMATION
PRODUCT
IVC102P
IVC102U

PACKAGE

PACKAGE DRAWING
NUMBER(1)

14-Pin DIP
SO-14 Surface Mount

010
235

NOTE: (1) For detailed drawing and dimension table, please see end of data
sheet, or Appendix D of Burr-Brown IC Data Book.

IVC102

TYPICAL PERFORMANCE CURVES

At TA = +25C, VS = 15V, RL = 2k, C INT = C1 + C2 + C3 , 1ms integration period, unless otherwise specified.

INPUT BIAS CURRENT vs TEMPERATURE

TOTAL OUTPUT NOISE vs CIN

100p

1000

rms Variation
of 100 Measurement
Cycles, TINT = 1ms.

Noise Voltage (Vrms)

Input Bias Current (A)

S1, S2 Open
10p

1p

100f

CINT = 10pF
CINT = 30pF

100

CINT = 100pF
CINT = 300pF
CINT = 1000pF

10

Reset Mode, S1 Open, S2 Closed.

10f

1
50

25

25

50

75

100

125

10

Temperature (C)

1000

S1 CHARGE INJECTION vs INPUT CAPACITANCE

RESET TIME vs CINT

2.0

30

Charge Injection, Q (pC)

0.01%

20

100pF

1.8

Time Required to
Reset from 10V
to 0V.

25
Reset Time (s)

100
CIN (pF)

15
10
1%
5

S1

1.6
1.4

CIN

1.2

VO =

1.0

Q
100pF

0.8
0.6
0.4
0.2

0
0

100

200 300 400 500 600 700

800 900 1000

10

CINT (pF)

S2 CHARGE INJECTION vs INPUT CAPACITANCE

1.0

Charge Injection, Q (pC)

0.9

(V+) = +18V

0.8
0.7

(V+) = +15V

0.6
(V+) = +4.75V

0.5

S2

0.4

100pF

0.3
0.2

CIN

0.1

VO =

0
10

100

Q
100pF

1000

Input Capacitance, CIN (pF)

IVC102

100
Input Capacitance, CIN (pF)

1000

APPLICATION INFORMATION

BASIC RESET-AND-INTEGRATE MEASUREMENT

Figure 1 shows the circuit and timing for a simple reset-andintegrate measurement. The input current is connected directly to the inverting input of the IVC102, pin 3. Input
current is shown flowing out of pin 3, which produces a
positive-going ramp at VO. Current flowing into pin 3 would
produce a negative-going ramp.

Figure 1 shows the basic circuit connections to operate the

IVC102. Bypass capacitors are shown connected to the
power supply pins. Noisy power supplies should be avoided
or decoupled and carefully bypassed.
The Analog Ground terminal, pin 1, is shown internally
connected to the non-inverting input of the op amp. This
terminal connects to other internal circuitry and should be
connected to ground. Approximately 200A flows out of
this terminal.

A measurement cycle starts by resetting the integrator output

voltage to 0V by closing S2 for 10s. Integration of the input
current begins when S2 opens and the input current begins to
charge CINT. VO is measured with a sampling a/d converter
at the end of an integration period, just prior to the next reset
period. The ideal result is proportional to the average input
current (or total accumulated charge).

Digital Ground, pin 13, should be at the same voltage

potential as analog ground (within 100mV). Analog and
Digital grounds should be connected at some point in the
system, usually at the power supply connections to the
circuit board. A separate Digital Ground is provided so that
noisy logic signals can be referenced to separate circuit
board traces.

Switch S2 is again closed to reset the integrator output to 0V

before the next integration period.
This simple measurement arrangement is suited to many
applications. There are, however, limitations to this basic
approach. Input current continues to flow through S2 during
the reset period. This leaves a small voltage on C INT equal
to the input current times R S2, the on-resistance of S2,
approximately 1.5k.

Integrator capacitors C1, C2 and C3 are shown connected in

parallel for a total CINT = 100pF. The IVC102 can be used
for a wide variety of integrating current measurements. The
input signal connections and control timing and CINT value
will depend on the sensor or signal type and other application details.

V+
+15V
0.1F

C2

5
4
IIN

C1

14

60pF

C3

Figure 1a

30pF

10pF
S2

3
2

Photodiode

10

S1
1

Sampling
A/D
Converter

VO

Digital
Data

0.1F
11
Analog
Ground

Logic
High
(+5V)

12
S2
See timing
signal below

13

15V
V

Digital
Ground

Charge Injection
of S2
0V

Figure 1b

Op Amp VOS
+
IIN RS2

T2

T1
VO

Integrate
0V

S2

(S2 Open)
10s
Reset

10s
Reset

FIGURE 1. Reset-and Integrate Connections and Timing.

IVC102

measurement from the final sample at T2. Op amp offset

voltage, charge injection effects and IRS2 offset voltage on
S2 are removed with this two-point measurement. The effective integration period is the time between the two measurements, T2-T1.

In addition, the offset voltage of the internal op amp and

charge injection of S2 contribute to the voltage on CINT at the
start of integration.
Performance of this basic approach can be improved by
sampling VO after the reset period at T1 and subtracting this

COMPARISON TO CONVENTIONAL TRANSIMPEDANCE AMPLIFIERS

VO is proportional to the integration time, TINT, and
inversely proportional to the feedback capacitor, CINT.
The effective transimpedance gain is TINT /CINT. Extremely high gain that would be impractical to achieve
with a conventional transimpedance amplifier can be
achieved with small integration capacitor values and/or
long integration times. For example the IVC102 with
CINT = 100pF and TINT = 100ms provides an effective
transimpedance of 1G. A 10nA input current would
produce a 10V output after 100ms integration.

With the conventional transimpedance amplifier circuit

of Figure 2a, input current flows through the feedback
resistor, RF, to create a proportional output voltage.
VO = IIN RF
The transimpedance gain is determined by RF. Very large
values of RF are required to measure very small signal
current. Feedback resistor values exceeding 100M are
common.
The IVC102 (Figure 2b) provides a similar function,
converting an input current to an output voltage. The
input current flows through the feedback capacitor, CINT,
charging it at a rate that is proportional to the input
current. With a constant input current, the IVC102s
output voltage is

The integrating behavior of the IVC102 reduces noise by

averaging the input noise of the sensor, amplifier, and
external sources.

VO = IIN TINT / CINT

after an integration time of TINT.
Conventional Transimpedance Amplifier
Figure 2a
IIN

Integrating Transimpedance Amplifier

Figure 2b
IIN

RF

CINT

VO

VO
V

VO = IIN RF

1
I (t) dt
CINT IN

for constant IIN, at the end of TINT

Provides time-continuous output

voltage proportional to IIN.

VO = IIN

TINT
CINT

Output voltage after integration period is

proportional to average IIN throughout
the period.

FIGURE 2. Comparison to a Conventional Transimpedance Amplifier.

CURRENT-OUTPUT SENSORS
Figure 3 shows a model for many current-output sensors
such as photodiodes and ionization chambers. Sensor output
is a signal-dependent current with a very high source resistance. The output is generally loaded into a low impedance

so that the terminal voltage is kept very low. Typical sensor

capacitance values range from 10pF to over 100pF. This
capacitance plays a key role in operation of the switchedinput measurement technique (see next section).

IVC102

V+
+15V
0.1F

3a

C3

6
C2

5
4
Photodiode
Sensor

C1

14

60pF

30pF

10pF
S2

3
2

10

S1
1

VO

A/D
Converter

Digital
Data

0.1F
11
I: Signal - Dependent Current
R: Sensor Resistance
C: Sensor Capacitance

S1

12
S2

13

15V
V

See timing
signals below

Effective
Signal Integration
Period, TS
A

3b

0V

0V
VO waveform with
approx. half-scale input current.
Charge transferred
from sensor C
to CINT.

VO

(S1 Open)

S1

(S1 Closed)

(S2 Open)

S2
10s
Hold

10s
10s
Reset Pre-Int.
Hold

+10mV

0V

10s
Reset

Transfer Function
Offset Voltage
0V

A
Ramp due to
input bias current
(exaggerated).

Q
S1 Closing

VO
10mV

10s
Hold

VO waveform with
zero input current.

Op Amp
VOS

3c

Q
S1 Opening

Q
S2 Opening

FIGURE 3. Switched-Input Measurement Technique.

SWITCHED-INPUT MEASUREMENT TECHNIQUE

Input connections and timing are shown in Figure 3.

While the basic reset-and-integrate measurement arrangement in Figure 1 is satisfactory for many applications, the
switched-input timing technique shown in Figure 3 has
important advantages. This method can provide continuous
integration of the input signal. Furthermore, it can hold the
output voltage constant after integration for stable conversion (desirable for a/d converter without a sample/hold).

The timing diagram, Figure 3b, shows that S1 is closed only

when S 2 is open. During the short period that S1 is open
(30s in this timing example), any signal current produced
by the sensor will charge the sensors source capacitance.
This charge is then transferred to CINT when S1 is closed. As
a result, no charge produced by the sensor is lost and the
input signal is continuously integrated. Even fast input
pulses are accurately integrated.

IVC102

OFFSET ERRORS

The input current, IIN, is shown as a conventional current

flowing into pin 2 in this diagram but the input current could
be bipolar (positive or negative). Current flowing out of pin
2 would produce a positive-ramping VO.

Figure 3c shows the effect on VO due to op amp input offset

voltage, input bias current and switch charge injection. It
assumes zero input current from the sensor. The various
offsets and charge injection (Q) jumps shown are typical of
that seen with a 50pF source capacitance. The specified
transfer function offset voltage is the voltage measured
during the hold period at B. Transfer function offset voltage
is dominated by the charge injection of S2 opening and op
amp VOS. The opening and closing charge injections of S1
are very nearly equal and opposite and are not significant
contributors.

The timing sequence proceeds as follows:

Reset Period
The integrator is reset by closing switch S2 with S1 open. A
10s reset time is recommended to allow the op amp to slew
to 0V and settle to its final value.
Pre-Integration Hold
S2 is opened, holding VO constant for 10s prior to integration. This pre-integration hold period assures that S2 is fully
open before S1 is closed so that no input signal is lost. A
minimum of 1s is recommended to avoid switching overlap. The 10s hold period shown in Figure 3b also allows an
a/d converter measurement to be made at point A. The
purpose of this measurement at A is discussed in the Offset
Errors section.

Note that using a two-point difference measurement at A

and B can dramatically reduce offset due to op amp VOS and
S2 charge injection. The remaining offset with this B-A
measurement is due to op amp input bias current charging
CINT. This error is usually very small and is exaggerated in
the figure.

Integration on CINT
Integration of the input current on CINT begins when S1 is
closed. An immediate step output voltage change occurs as
the charge that was stored on the input sensor capacitance is
transferred to CINT. Although this period of charging CINT
occurs only while S1 is closed, the charge transferred as S1
is closed causes the effective integration time to be equal to
the complete conversion periodsee Figure 3b.

DIGITAL SWITCH INPUTS

The digital control inputs to S1 and S2 are compatible with
standard CMOS or TTL logic. Logic input pins 11 and 12
are high impedance and the threshold is approximately 1.4V
relative to Digital Ground, pin 13. A logic low closes the
switch.
Use care in routing these logic signals to their respective
input pins. Capacitive coupling of logic transitions to sensitive input nodes (pins 2 through 6) and to the positive power
supply (pin 14) will dramatically increase charge injection
and produce errors. Route these circuit board traces over a
ground plane (digital ground) and route digital ground traces
between logic traces and other critical traces for lowest
charge injection. See Figure 4.

The integration period could range from 100s to many

minutes, depending on the input current and CINT value.
While S1 is closed, IIN charges CINT, producing a negativegoing ramp at the integrator output voltage, VO. The output
voltage at the end of integration is proportional to the
average input current throughout the complete conversion
cycle, including the integration period, reset and both hold
periods.

5V logic levels are generally satisfactory. Lower voltage

logic levels may help reduce charge injection errors, depending on circuit layout. Logic high voltages greater than
5.5V, or higher than the V+ supply are not recommended.

Hold Period
Opening S1 halts integration on CINT. Approximately 5s
after S1 is opened, the output voltage is stable and can be
measured (at point B). The hold period is 10s in this
example. CINT remains charged until a S2 is again closed, to
reset for the next conversion cycle.

Analog
Ground

Input trace guarded

all the way to sensor.

In this timing example, S1 is open for a total of 30s. During

this time, signal current from the sensor charges the sensor
source capacitance. Care should be used to assure that the
voltage developed on the sensor does not exceed approximately 200mV during this time. The IIN terminal, pin 2, is
internally clamped with diodes. If these diodes forward bias,
signal current will flow to ground and will not be accurately
integrated.

Input nodes
guarded by
analog ground.

A maximum of 333nA signal current could be accurately

integrated on a 50pF sensor capacitance for 30s before
200mV would be developed on the sensor.

I MAX = (50pF) (200mV) / 30s = 333nA

V+

Switch logic inputs

guarded by digital
ground.

Digital
Ground

S2

S1

14

Pins 7 and 8 have no internal

connection but are connected to
ground for lowest noise pickup.

FIGURE 4. Circuit Board Layout Techniques.

IVC102

VO
V

INPUT BIAS CURRENT ERRORS

CHOOSING CINT

Careful circuit board layout and assembly techniques are

required to achieve the very low input bias current capability
of the IVC102. The critical input connections are at ground
potential, so analog ground should be used as a circuit board
guard trace surrounding all critical nodes. These include
pins 2, 3, 4, 5 and 6. See Figure 4.

Internal capacitors C1, C2 and C3 are high quality metal/

oxide types with low leakage and excellent dielectric characteristics. Temperature stability is excellentsee typical
curve. They can be connected for C INT = 10pF, 30pF, 40pF,
60pF, 70pF, 90pF or 100pF. Connect unused internal capacitor pins to analog ground. Accuracy is 20%, which
directly influences the gain of the transfer function.

Input bias current increases with temperaturesee typical

performance curve Input Bias Current vs Temperature.

A larger value external CINT can be connected between pins

3 and 10 for slower/longer integration. Select a capacitor
type with low leakage and good temperature stability.
Teflon, polystyrene or polypropylene capacitors generally
provide excellent leakage, temperature drift and voltage
coefficient characteristics. Lower cost types such as NPO
ceramic, mica or glass may be adequate for many applications. Larger values for CINT require a longer reset timesee
typical curves.

HOLD MODE DROOP

Hold-mode droop is a slow change in output voltage primarily due to op amp input bias current. Droop is specified
using the internal CINT = 100pF and is based on a 100fA
typical input bias current. Current flows out of the inverting
input of the internal op amp.

Droop Rate =

100fA
CINT

FREQUENCY RESPONSE
Integration of the input signal for a fixed period produces a
deep null (zero response) at the frequency 1/T INT and its
harmonics. An ac input current at this frequency (or its
harmonics) has zero average value and therefore produces
no output. This property can be used to position response
nulls at critical frequencies. For example, a 16.67ms integration period produces response nulls at 60Hz, 120Hz, 180Hz,
etc., which will reject ac line frequency noise and its harmonics. Response nulls can be positioned to reduce interference from system clocks or other periodic noise.
Response to all frequencies above f = 1/TINT falls at 20dB/
decade. The effective corner frequency of this single-pole
response is approximately 1/2.8TINT.

With CINT = 100pF, the droop rate is typically only

1nV/sslow enough that it rarely contributes significant
error at moderate temperatures.
Since the input bias current increases with temperature, the
droop rate will also increase with temperature. The droop
rate will approximately double for each 10C increase in
junction temperaturesee typical curves.
Droop rate is inversely proportional to CINT. If an external
integrator capacitor is used, a low leakage capacitor should
be selected to preserve the low droop performance of the
IVC102.

For the simple reset-and-integrate measurement technique,

TINT is equal to the to the time that S2 is open. The switchedinput technique, however, effectively integrates the input
signal throughout the full measurement cycle, including the
reset period and both hold periods. Using the timing shown
in Figure 3, the effective integration time is 1/Ts, where Ts
is the repetition rate of the sampling.

INPUT CURRENT RANGE

Extremely low input currents can be measured by integrating for long periods and/or using a small value for CINT.
Input bias current of the internal op amp is the primary
source of error.
Larger input currents can be measured by increasing the
value of CINT and/or using a shorter integration time. Input
currents greater than 200A should not be applied to the pin
2 input, however. The approximately 1.5k series resistance
of S1 will create an input voltage at pin 2 that will begin to
forward-bias internal protection clamp diodes. Any current
that flows through these protection diodes will not be accurately integrated. See Input Impedance section for more
information on input current-induced voltage.

INPUT IMPEDANCE
The input impedance of a perfect transimpedance circuit is
zero ohms. The input voltage ideally would be zero for any
input current. The actual input voltage when directly driving
the integrator input (pin 3) is proportional to the output slew
rate of the integrator. A 1V/s slew rate produces approximately 100mV at pin 3. The input of the integrator can be
modeled as a resistance:
(2)
RIN = 107 /CINT

Input current greater than 200A can, however, be connected directly to pin 3, using the simple reset-integrate
technique shown in Figure 1. Current applied at this input
can be externally switched to avoid excessive IR voltage
across S2 during reset. Inputs up to 5mA at pin 3 can be
accurately integrated if CINT is made large enough to limit
slew rate to less than 1V/s. A 5mA input current would
require CINT = 5nF to produce a 1V/s slew rate. The input
current appears as load current to the internal op amp,
reducing its ability to drive an external load.

with RIN in and CINT in Farads.

Using the internal CINT = C1 + C2 + C3 = 100pF

(3)

RIN = 107 /100pF = 1k

Teflon E. I. Du Pont de Nemours & Co.

IVC102

Slew rate limit of the internal op amp is approximately

3V/s. For most applications, the slew rate of VOUT should
be limited to 1V/s or less. The rate of change is proportional to IIN and inversely proportional to CINT:

Frequency Response (dB)

10

20dB/decade
slope

Corner at
f = 0.32/TINT

Slew Rate =

20
3dB at
f = 0.44/TINT
30

40

This can be important in some applications since the slewinduced input voltage is applied to the sensor or signal
source. The slew-induced input voltage can be reduced by
increasing CINT, which reduces the output slew rate.

50
1/10TINT

1/TINT

10/TINT

NONLINEARITY

Frequency

Careful nonlinearity measurements of the IVC102 yield

typical results of approximately 0.005% using the internal
input capacitors (CINT = 100pF). Nonlinearity will be degraded by using an external integrator capacitor with poor
voltage coefficient. Performance with the internal capacitors
is typically equal or better than the sensors it is used to
measure. Actual application circuits with sensors such as a
photodiode may have other sources of nonlinearity.

FIGURE 5. Frequency Response of Integrating Converter.

The input resistance seen at pin 2 includes an additional
1.5k, the on-resistance of S1. The total input resistance is
the sum of the switch resistance and RIN , or 2.5k in this
example.

IVC102

I IN
C INT

10

PACKAGE OPTION ADDENDUM

www.ti.com

10-Jun-2014

PACKAGING INFORMATION
Orderable Device

Status
(1)

Package Type Package Pins Package

Drawing
Qty

Eco Plan

Lead/Ball Finish

MSL Peak Temp

(2)

(6)

(3)

Op Temp (C)

Device Marking
(4/5)

IVC102P

OBSOLETE

PDIP

14

TBD

Call TI

Call TI

IVC102U

ACTIVE

SOIC

14

50

Green (RoHS
& no Sb/Br)

CU NIPDAU

Level-3-260C-168 HR

IVC102U

IVC102U/2K5

ACTIVE

SOIC

14

2500

Green (RoHS
& no Sb/Br)

CU NIPDAU

Level-3-260C-168 HR

IVC102U

(1)

The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.
LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.
NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.
PREVIEW: Device has been announced but is not in production. Samples may or may not be available.
OBSOLETE: TI has discontinued the production of the device.
(2)

Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability
information and additional product content details.
TBD: The Pb-Free/Green conversion plan has not been defined.
Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that
lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.
Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between
the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.
Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight
in homogeneous material)
(3)

MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4)

There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5)

Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation
of the previous line and the two combined represent the entire Device Marking for that device.
(6)

Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish
value exceeds the maximum column width.
Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information
provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and

Addendum-Page 1

Samples

PACKAGE OPTION ADDENDUM

www.ti.com

10-Jun-2014

continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals.
TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.
In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

Addendum-Page 2

PACKAGE MATERIALS INFORMATION

www.ti.com

24-Jul-2013

TAPE AND REEL INFORMATION

*All dimensions are nominal

Device

IVC102U/2K5

Package Package Pins

Type Drawing
SOIC

14

SPQ

Reel
Reel
A0
Diameter Width (mm)
(mm) W1 (mm)

2500

330.0

16.4

Pack Materials-Page 1

6.5

B0
(mm)

K0
(mm)

P1
(mm)

9.0

2.1

8.0

W
Pin1
(mm) Quadrant
16.0

Q1

PACKAGE MATERIALS INFORMATION

www.ti.com

24-Jul-2013

*All dimensions are nominal

Device

Package Type

Package Drawing

Pins

SPQ

Length (mm)

Width (mm)

Height (mm)

IVC102U/2K5

SOIC

14

2500

367.0

367.0

38.0

Pack Materials-Page 2

IMPORTANT NOTICE
Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other
changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest
issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and
complete. All semiconductor products (also referred to herein as components) are sold subject to TIs terms and conditions of sale
supplied at the time of order acknowledgment.
TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TIs terms
and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary
to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily
performed.
TI assumes no liability for applications assistance or the design of Buyers products. Buyers are responsible for their products and
applications using TI components. To minimize the risks associated with Buyers products and applications, Buyers should provide
adequate design and operating safeguards.
TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or
other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information
published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or
endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the
third party, or a license from TI under the patents or other intellectual property of TI.
Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration
and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered
documentation. Information of third parties may be subject to additional restrictions.
Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service
voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice.
TI is not responsible or liable for any such statements.
Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements
concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support
that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which
anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause
harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use
of any TI components in safety-critical applications.
In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TIs goal is to
help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and
requirements. Nonetheless, such components are subject to these terms.
No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties
have executed a special agreement specifically governing such use.
Only those TI components which TI has specifically designated as military grade or enhanced plastic are designed and intended for use in
military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components
which have not been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and
regulatory requirements in connection with such use.
TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of
non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.
Products

Applications

Audio

www.ti.com/audio

Automotive and Transportation

www.ti.com/automotive

Amplifiers

amplifier.ti.com

Communications and Telecom

www.ti.com/communications

Data Converters

dataconverter.ti.com

Computers and Peripherals

www.ti.com/computers

DLP Products

www.dlp.com

Consumer Electronics

www.ti.com/consumer-apps

DSP

dsp.ti.com

Energy and Lighting

www.ti.com/energy

Clocks and Timers

www.ti.com/clocks

Industrial

www.ti.com/industrial

Interface

interface.ti.com

Medical

www.ti.com/medical

Logic

logic.ti.com

Security

www.ti.com/security

Power Mgmt

power.ti.com

Space, Avionics and Defense

www.ti.com/space-avionics-defense

Microcontrollers

microcontroller.ti.com

Video and Imaging

www.ti.com/video

RFID

www.ti-rfid.com

OMAP Applications Processors

www.ti.com/omap

TI E2E Community

e2e.ti.com

Wireless Connectivity

www.ti.com/wirelessconnectivity
Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright 2014, Texas Instruments Incorporated