Scribd
Upload
44 views

Multiplying Two Numbers in Memory

RISC architecture uses simpler instructions that can be executed in one clock cycle compared to CISC architecture. For example, to multiply two numbers stored in memory locations using CISC would use a single "MULT" instruction to load the operands, perform the calculation, and store the result. In contrast, RISC would require separate load, arithmetic, and store instructions to complete the same operation. The tradeoff is that RISC has smaller code size but lower cycles per second, while CISC has larger code size but higher cycles per second due to more complex instructions.

Uploaded by

krish
Copyright
© © All Rights Reserved
Available Formats
Download as DOCX, PDF, TXT or read online on Scribd
44 views

Multiplying Two Numbers in Memory

RISC architecture uses simpler instructions that can be executed in one clock cycle compared to CISC architecture. For example, to multiply two numbers stored in memory locations using CISC would use a single "MULT" instruction to load the operands, perform the calculation, and store the result. In contrast, RISC would require separate load, arithmetic, and store instructions to complete the same operation. The tradeoff is that RISC has smaller code size but lower cycles per second, while CISC has larger code size but higher cycles per second due to more complex instructions.

Uploaded by

krish
Copyright
© © All Rights Reserved
Available Formats
Download as DOCX, PDF, TXT or read online on Scribd
You are on page 1/ 2

The simplest way to examine the advantages and disadvantages of RISC architecture is

by contrasting it with it's predecessor: CISC (Complex Instruction Set Computers)


architecture.
Multiplying Two Numbers in Memory
On the right is a diagram representing the storage scheme for a generic computer. The
main memory is divided into locations numbered from (row) 1: (column) 1 to (row) 6:
(column) 4. The execution unit is responsible for carrying out all computations. However,
the execution unit can only operate on data that has been loaded into one of the six
registers (A, B, C, D, E, or F). Let's say we want to find the product of two numbers - one
stored in location 2:3 and another stored in location 5:2 - and then store the product
back in the location 2:3.
The CISC Approach
The primary goal of CISC architecture is to
complete a task in as few lines of assembly as
possible. This is achieved by building processor
hardware that is capable of understanding and
executing a series of operations. For this
particular task, a CISC processor would come
prepared with a specific instruction (we'll call it
"MULT"). When executed, this instruction loads
the two values into separate registers,
multiplies the operands in the execution unit,
and then stores the product in the appropriate
register. Thus, the entire task of multiplying two
numbers can be completed with one
instruction:
MULT 2:3, 5:2
MULT is what is known as a "complex
instruction." It operates directly on the
computer's memory banks and does not require
the programmer to explicitly call any loading or storing functions. It closely resembles a
command in a higher level language. For instance, if we let "a" represent the value of 2:3
and "b" represent the value of 5:2, then this command is identical to the C statement "a
= a * b."
One of the primary advantages of this system is that the compiler has to do very little
work to translate a high-level language statement into assembly. Because the length of
the code is relatively short, very little RAM is required to store instructions. The emphasis
is put on building complex instructions directly into the hardware.
The RISC Approach
RISC processors only use simple instructions that can be executed within one clock cycle.
CISC
RISC
Emphasis on hardware
Emphasis on software
Includes multi-clock
Single-clock,
complex instructions
reduced instruction only
Memory-to-memory:
Register to register:
"LOAD" and "STORE"
"LOAD" and "STORE"
incorporated in instructions
are independent instructions
Small code sizes,
Low cycles per second,
high cycles per second
large code sizes
Transistors used for storing
Spends more transistors
complex instructions
on memory registers

what is risc? mips pipelining recent developments bibliography about this site

You might also like