0% found this document useful (0 votes)

202 views

Module Basic-Uvm Session8 Reporting

This document discusses UVM reporting macros and controlling report verbosity and actions in UVM. It covers: 1. The main UVM reporting macros - uvm_info, uvm_warning, uvm_error, and uvm_fatal - and how they are used from components, sequences, and modules. 2. Controlling report verbosity using verbosity levels and hierarchical paths. Higher verbosity shows more messages. 3. Setting report actions like suppression, display, logging to file, and stopping simulation for different severities and IDs. 4. Redirecting reports to an output file for later analysis.

Uploaded by

NavneetJha

We take content rights seriously. If you suspect this is your content, claim it here.

Available Formats

Download as PDF, TXT or read online on Scribd

0% found this document useful (0 votes)

202 views

Module Basic-Uvm Session8 Reporting

Uploaded by

NavneetJha

We take content rights seriously. If you suspect this is your content, claim it here.

Available Formats

Download as PDF, TXT or read online on Scribd

You are on page 1/ 10

UVM Basics

Reporting

John Aynsley
CTO, Doulos
[email protected]
www.verificationacademy.com

The Report Macros

`uvm_info

("id", "message", verbosity)

`uvm_warning("id", "message")
`uvm_error

("id", "message")

`uvm_fatal

("id", "message")

From uvm_component

From uvm_sequence

From SystemVerilog module

Details of the Report

function void write(my_transaction t);
`uvm_info("ja", "Transaction received", UVM_NONE)

Severity

ID/Originator

File

Line

Message

Time

Verbosity

Hierarchical path

# UVM_INFO eg.sv(110) @ 100: uvm_test_top.m_env.m_driver [ja]

Transaction received
Message

Controlling Verbosity

`uvm_info("id", "message 1", UVM_NONE)

Always appear

`uvm_info("id", "message 2", UVM_LOW)

ùvm_info("id", "message 3", UVM_MEDIUM)
ùvm_info("id", "message 4", UVM_HIGH)
ùvm_info("id", "message 5", UVM_FULL)

Usually filtered out

uvm_top.set_report_verbosity_level_hier(UVM_LOW);
Top-level component

Applies to entire hierarchy

Output if verbosity <= UVM_LOW

Setting Actions

uvm_top.set_report_severity_action_hier(
UVM_INFO, UVM_NO_ACTION);
All info messages

Suppress messages

uvm_top.set_report_id_action_hier(
"ja", UVM_NO_ACTION);
Suppress all messages with ID = "ja"

Some Common Actions

UVM_NO_ACTION

Do nothing

UVM_DISPLAY

Send report to standard output (default)

UVM_LOG

Send report to a file

UVM_COUNT

Stop simulation when max count is reached (error)

UVM_EXIT

Finish simulation immediately (fatal)

UVM_STOP

Call $stop

Redirecting Reports to a File

file_h = $fopen("my.log", "w");

uvm_top.set_report_default_file_hier(file_h);
uvm_top.set_report_severity_action_hier(
UVM_INFO, UVM_DISPLAY + UVM_LOG);

_hier method must be called after build_phase

Summary 1

Separating tests from test bench

Configurable test bench

Summary 2

Layered sequences
Transaction-level communication

Reusable VIP

UVM Basics
Reporting

John Aynsley
CTO, Doulos
[email protected]
www.verificationacademy.com

UVM Interview Questions 1705926124
No ratings yet
UVM Interview Questions 1705926124
6 pages
Questa Tool Usage Beginers Guide
100% (1)
Questa Tool Usage Beginers Guide
131 pages
Coverage/Block Level Functional Coverage Example
No ratings yet
Coverage/Block Level Functional Coverage Example
14 pages
Doulos - UVM Golden Reference Guide (2013, Doulos LTD.) PDF
100% (1)
Doulos - UVM Golden Reference Guide (2013, Doulos LTD.) PDF
316 pages
CummingsSNUG2014AUS UVM Messages
No ratings yet
CummingsSNUG2014AUS UVM Messages
33 pages
UVM Interview Handbook
No ratings yet
UVM Interview Handbook
55 pages
UVM Checklist
No ratings yet
UVM Checklist
6 pages
UVM Testbench Architecture Example 1671715841
100% (1)
UVM Testbench Architecture Example 1671715841
20 pages
Advanced Uvm Session4 How TLM Works
No ratings yet
Advanced Uvm Session4 How TLM Works
19 pages
Functional Coverage Development Tips Dos and Donts VH v10 I2
No ratings yet
Functional Coverage Development Tips Dos and Donts VH v10 I2
6 pages
UVM Tutorial DVCon 2013
No ratings yet
UVM Tutorial DVCon 2013
120 pages
Fun With Uvm Sequences Coding and Debugging - VH v15 I12
100% (1)
Fun With Uvm Sequences Coding and Debugging - VH v15 I12
11 pages
UVM-ML Quick Start Guide: 31 July, 2014
No ratings yet
UVM-ML Quick Start Guide: 31 July, 2014
21 pages
UVM Best Practices-LeoFang PDF
No ratings yet
UVM Best Practices-LeoFang PDF
43 pages
Uvm Cookbook Recipe of The Month More-Uvm-Registers Tfitzpatrick PDF
No ratings yet
Uvm Cookbook Recipe of The Month More-Uvm-Registers Tfitzpatrick PDF
38 pages
Introduction in Uvm: Daian Stein Junior Verification and Design Engineer at Ethergate Polytehnic University of Timisoara
100% (1)
Introduction in Uvm: Daian Stein Junior Verification and Design Engineer at Ethergate Polytehnic University of Timisoara
34 pages
Uvm Test Termination
100% (1)
Uvm Test Termination
24 pages
Uvm by Praveen
No ratings yet
Uvm by Praveen
26 pages
MGC DVCon 13 Sequence Sequence On The Wall Who's The Fairest of Them All
No ratings yet
MGC DVCon 13 Sequence Sequence On The Wall Who's The Fairest of Them All
24 pages
UVM Basics: Nagesh Loke ARM CPU Verification Lead/Manager
No ratings yet
UVM Basics: Nagesh Loke ARM CPU Verification Lead/Manager
22 pages
UVM HowTo
No ratings yet
UVM HowTo
93 pages
Register This Experiences Applying UVM Registers
No ratings yet
Register This Experiences Applying UVM Registers
9 pages
AXI Protocol Short PDF
No ratings yet
AXI Protocol Short PDF
63 pages
UVM Presentation DAC2011 Final
100% (1)
UVM Presentation DAC2011 Final
105 pages
UVM Component Versus UVM Object
No ratings yet
UVM Component Versus UVM Object
2 pages
CBasedStimulus - Verification Academy
No ratings yet
CBasedStimulus - Verification Academy
10 pages
2015 DVClub Austin - SVA Tutorial - and - SVA Planning PDF
No ratings yet
2015 DVClub Austin - SVA Tutorial - and - SVA Planning PDF
39 pages
Factory Report Config UVM
No ratings yet
Factory Report Config UVM
57 pages
SV TB Example 1671687516
No ratings yet
SV TB Example 1671687516
30 pages
Cummings Why Use Classes For UVM Transactions
No ratings yet
Cummings Why Use Classes For UVM Transactions
2 pages
System Verilog - Verification Methodology Manual
No ratings yet
System Verilog - Verification Methodology Manual
36 pages
A Generic UVM Scoreboard: I. Motivation Existing Work Ii. Scalability & Architectural Separation
No ratings yet
A Generic UVM Scoreboard: I. Motivation Existing Work Ii. Scalability & Architectural Separation
11 pages
Comprehensive Verification - : Beginner To Advance Level
No ratings yet
Comprehensive Verification - : Beginner To Advance Level
18 pages
Efficient Methods For Analog Mixed Signal Verification - Interface Handling Methods, Trade-Offs and Guidelines PDF
No ratings yet
Efficient Methods For Analog Mixed Signal Verification - Interface Handling Methods, Trade-Offs and Guidelines PDF
38 pages
DVClub UVM Registers
No ratings yet
DVClub UVM Registers
16 pages
FSM in SV-class
75% (4)
FSM in SV-class
13 pages
SystemVerilog Veriflcation
No ratings yet
SystemVerilog Veriflcation
68 pages
SystemVerilog and Direct Programming Interface
No ratings yet
SystemVerilog and Direct Programming Interface
25 pages
Verification Interview Questions
No ratings yet
Verification Interview Questions
10 pages
SystemVerilog DPI Tutorial
No ratings yet
SystemVerilog DPI Tutorial
6 pages
Adv Verif Topics Ch5-Part1
No ratings yet
Adv Verif Topics Ch5-Part1
7 pages
SystemVerilog FAQ 1704825935
No ratings yet
SystemVerilog FAQ 1704825935
27 pages
1 Architecting Uvm Testbench
No ratings yet
1 Architecting Uvm Testbench
12 pages
DebuggingUVM PDF
No ratings yet
DebuggingUVM PDF
58 pages
2005-SNUG-Paper SystemVerilog Unique and Priority
No ratings yet
2005-SNUG-Paper SystemVerilog Unique and Priority
24 pages
Polymorphic Interfaces An Alternative For Systemverilog Interfaces
No ratings yet
Polymorphic Interfaces An Alternative For Systemverilog Interfaces
7 pages
SV Concepts
No ratings yet
SV Concepts
76 pages
Uvm Introduction
No ratings yet
Uvm Introduction
43 pages
How To Write FSM Is Verilog
No ratings yet
How To Write FSM Is Verilog
8 pages
UVM Based Subsystem - FIFO
No ratings yet
UVM Based Subsystem - FIFO
5 pages
Ddr3-Emac40-Queue-Manager Test Bench: - C2sis
100% (1)
Ddr3-Emac40-Queue-Manager Test Bench: - C2sis
20 pages
Application-Specific Integrated Circuit ASIC A Complete Guide
From Everand
Application-Specific Integrated Circuit ASIC A Complete Guide
Gerardus Blokdyk
No ratings yet
Logic synthesis Standard Requirements
From Everand
Logic synthesis Standard Requirements
Gerardus Blokdyk
No ratings yet
Finite-state machine A Complete Guide
From Everand
Finite-state machine A Complete Guide
Gerardus Blokdyk
No ratings yet
Reporting Function and Verbosity
No ratings yet
Reporting Function and Verbosity
16 pages
Part2 Vasudevan Uvm Tips and Tricks PDF
No ratings yet
Part2 Vasudevan Uvm Tips and Tricks PDF
59 pages
Uvm Hi Low3
No ratings yet
Uvm Hi Low3
3 pages
136 Systemverilog Assertions Handbook, 3 Edition: 4.2.3.2 Uvm Severity Levels
No ratings yet
136 Systemverilog Assertions Handbook, 3 Edition: 4.2.3.2 Uvm Severity Levels
3 pages
System Verilog and UVM Mapping UVM ROOT 1711457791
No ratings yet
System Verilog and UVM Mapping UVM ROOT 1711457791
3 pages
UVM Meeting 3 22-11-21
No ratings yet
UVM Meeting 3 22-11-21
22 pages

Module Basic-Uvm Session8 Reporting

Uploaded by

Module Basic-Uvm Session8 Reporting

Uploaded by

UVM Basics

The Report Macros

("id", "message", verbosity)

From SystemVerilog module

Details of the Report

# UVM_INFO eg.sv(110) @ 100: uvm_test_top.m_env.m_driver [ja]

`uvm_info("id", "message 1", UVM_NONE)

`uvm_info("id", "message 2", UVM_LOW)

Usually filtered out

Applies to entire hierarchy

Output if verbosity <= UVM_LOW

Some Common Actions

Send report to standard output (default)

Send report to a file

Stop simulation when max count is reached (error)

Finish simulation immediately (fatal)

Redirecting Reports to a File

file_h = $fopen("my.log", "w");

_hier method must be called after build_phase

Separating tests from test bench

Configurable test bench

You might also like