Scribd Logo
Upload

Welcome to Scribd!

  • 325 views

    RAM Waveform

    Uploaded by

    Mohd Zahiruddin Zainon
    1. To read data from memory, the row and column addresses must be applied before the clock edge, along with the chip select and write enable signals. On the clock edge, the address is registered and data appears at the outputs after the access time. 2. For a write operation, the addresses, chip select, write enable, and data must be applied before the clock edge. On the clock edge, the address and data are latched and the data is stored in the memory cell.

    Copyright:

    © All Rights Reserved
    Download as PDF, TXT or read online from Scribd

    RAM Waveform

    Uploaded by

    Mohd Zahiruddin Zainon
    325 views8 pages
    1. To read data from memory, the row and column addresses must be applied before the clock edge, along with the chip select and write enable signals. On the clock edge, the address is registered and data appears at the outputs after the access time. 2. For a write operation, the addresses, chip select, write enable, and data must be applied before the clock edge. On the clock edge, the address and data are latched and the data is stored in the memory cell.

    Original Description:

    lh

    Copyright

    © © All Rights Reserved

    Available Formats

    PDF, TXT or read online from Scribd

    Did you find this document useful?

    Is this content inappropriate?

    1. To read data from memory, the row and column addresses must be applied before the clock edge, along with the chip select and write enable signals. On the clock edge, the address is registered and data appears at the outputs after the access time. 2. For a write operation, the addresses, chip select, write enable, and data must be applied before the clock edge. On the clock edge, the address and data are latched and the data is stored in the memory cell.

    Copyright:

    © All Rights Reserved
    Download as PDF, TXT or read online from Scribd
    Download as pdf or txt
    325 views8 pages

    RAM Waveform

    Uploaded by

    Mohd Zahiruddin Zainon
    1. To read data from memory, the row and column addresses must be applied before the clock edge, along with the chip select and write enable signals. On the clock edge, the address is registered and data appears at the outputs after the access time. 2. For a write operation, the addresses, chip select, write enable, and data must be applied before the clock edge. On the clock edge, the address and data are latched and the data is stored in the memory cell.

    Copyright:

    © All Rights Reserved
    Download as PDF, TXT or read online from Scribd
    Download as pdf or txt
    of 8

    RAM Waveform

    Read Data From memory


    To read data from a memory cell, the cell must be
    selected using its row and column coordinates, the
    state of the cell must be determined, and the
    information must be sent to the data output. In
    terms of timing, the following steps must occur:
    1. Before the clock transition (low to high) that initiates
    the read operation (1), the row and column
    addresses must be applied to the address input pins
    (ADDR) (2), the chip must be selected (3), and the
    Write Enable must be high (4).
    Note that each of these signals must be present and
    valid a specified amount of time (the set up time)
    before the clock switches from low to high, and must
    remain valid for a specified amount of time (the hold
    time) after the clock switches (7).
    When the chip select (CS) is low, the chip is
    selected. When it is high (inactive), the chip cannot
    accept any input signals. The Write Enable is used to
    choose between reading and writing. When it is low,
    a write operation occurs; when it is high, a read
    operation occurs.
    2. On the rising edge of the clock (CLK) (1), the
    address is registered and the read cycle begins.
    3. If the Output Enable is being used to control the
    appearance of data at the output, OE must go
    low (5). OE is an asynchronous signal; it can be
    activated at any time. When OE is high, the DQs
    are tri-stated; data from the memory will not
    appear on the outputs.
    4. Data appears at the output pins of the SRAM (6).
    The time at which the data appears depends on
    the access time of the device, the delay
    associated with the Output Enable and the type
    of SRAM you are using. The access time of the
    SRAM is the amount of time required to read a
    bit of data from the memory when all of the
    timing requirements have been met.
    Write Data To Memory
    To write data to a memory cell, the cell must
    be selected using its row and column
    coordinates, the data to be stored must be
    applied at the data input pins, and the
    information must be stored in the selected
    memory cell. In terms of timing, the
    following steps must occur:
    1. Before the clock transition (low to high)
    that initiates the write operation (1), the
    row and column addresses must be
    applied to the address input pins (ADDR)
    (2), the chip must be selected (3), the
    Write Enable must be low (4) and the data
    to be written must be applied to the data
    input pins (5). If the SRAM has Byte Write
    Enables, they must be low as well.
    Note that each of these signals must be present
    and valid a specified amount of time (the set up
    time) before the clock switches from low to high,
    and must remain valid for a specified amount of
    time (the hold time) after the clock switches.
    When the chip select (CS) is low, the chip is
    selected. When it is high (inactive),
    the chip cannot accept any input signals.
    The Write Enable is used to choose between
    reading and writing.
    When it is low, a write operation occurs; when it
    is high, a read operation occurs. When the Byte
    Write Enables are high, no data may be written
    to the memory. When they are low, data may be
    written to the associated data inputs.
    2. On the rising edge of the clock (CLK) (1), the
    address and input data are latched and the
    write operation begins. The data is stored in
    the selected memory cell.
    http://www.ece.cmu.edu/~ece548/localcpy/sr
    amop.pdf

    You might also like