TMS320F28027 PDF

T M S 3 2 0 F 2 8 0 2 7 , T M S 3 2 0 F 2 8 0 2 6 , T M S 3 2 0 F 2 8 0 2 3 , T M S 3 2 0 F 2 8 0 2 2
T M S 3 2 0 F 2 8 0 2 1 , T M S 3 2 0 F 2 8 0 2 0 , T M S 3 2 0 F 2 8 0 2 0 0
www.ti.com SPRS523J NOVEMBER 2008 REVISED OCTOBER 2013
P iccol o M icr ocon tr ol l e r s
Che ck for S ampl e s : T M S 3 2 0 F 2 8 0 2 7 , T M S 3 2 0 F 2 8 0 2 6 , T M S 3 2 0 F 2 8 0 2 3 , T M S 3 2 0 F 2 8 0 2 2 ,
T M S 3 2 0 F 2 8 0 2 1 , T M S 3 2 0 F 2 8 0 2 0 , T M S 3 2 0 F 2 8 0 2 0 0
1 T M S 3 2 0 F 2 8 0 2 x, T M S 3 2 0 F 2 8 0 2 xx (P iccol o) M CUs
1 .1 F e atur e s
1 2 3 4
High-Efficie n cy 3 2 -Bit CP U ( T M S 3 2 0 C2 8 x ) P e r iphe r al In te r r upt Expan s ion (P IE) Bl ock T hat
S uppor ts Al l P e r iphe r al In te r r upts
6 0 M Hz (1 6 .6 7 -n s Cycl e T ime )
T hr e e 3 2 -Bit CP U T ime r s
50 M Hz (2 0 -n s Cycl e T ime )
In de pe n de n t 1 6 -Bit T ime r in Each e P WM
40 M Hz (2 5-n s Cycl e T ime )
M odul e
1 6 x 1 6 an d 3 2 x 3 2 M AC Ope r ation s
On -Chip M e mor y
1 6 x 1 6 Dual M AC
F l as h, S ARAM , OT P , Boot ROM Avail abl e
Har var d Bus Ar chite ctur e
Code -S e cur ity M odul e
Atomic Ope r ation s
1 2 8 -Bit S e cur ity Ke y/Lock
F as t In te r r upt Re s pon s e an d P r oce s s in g
P r ote cts S e cur e M e mor y Bl ocks
Un ifie d M e mor y P r ogr ammin g M ode l
P r e ve n ts F ir mwar e Re ve r s e En gin e e r in g
Code -Efficie n t (in C/C++ an d As s e mbl y)
S e r ial P or t P e r iphe r al s
En dian n e s s : Littl e En dian
On e S CI (UART ) M odul e
Low Cos t for Both De vice an d S ys te m:
On e S P I M odul e
S in gl e 3 .3 -V S uppl y
On e In te r -In te gr ate d-Cir cuit (I
2
C) Bus
No P owe r S e que n cin g Re quir e me n t
En han ce d Con tr ol P e r iphe r al s
In te gr ate d P owe r -on an d Br own -out Re s e ts
En han ce d P ul s e Width M odul ator (e P WM )
S mal l P ackagin g, as Low as 3 8 -P in Avail abl e
High-Re s ol ution P WM (HRP WM ) M odul e
Low P owe r
En han ce d Captur e (e CAP ) M odul e
No An al og S uppor t P in s
An al og-to-Digital Con ve r te r (ADC)
Cl ockin g:
On -Chip T e mpe r atur e S e n s or
T wo In te r n al Ze r o-pin Os cil l ator s
Compar ator
On -Chip Cr ys tal Os cil l ator /Exte r n al Cl ock
Advan ce d Emul ation F e atur e s
In put
An al ys is an d Br e akpoin t F un ction s
Dyn amic P LL Ratio Chan ge s S uppor te d
Re al -T ime De bug via Har dwar e
Watchdog T ime r M odul e
2 8 0 2 x, 2 8 0 2 xx P ackage s
M is s in g Cl ock De te ction Cir cuitr y
3 8 -P in DA T hin S hr in k S mal l -Outl in e
Up to 2 2 In dividual l y P r ogr ammabl e ,
P ackage (T S S OP )
M ul tipl e xe d GP IO P in s With In put F il te r in g
48 -P in P T Low-P r ofil e Quad F l atpack (LQF P )
1
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.
2Piccolo, TMS320C28x, C28x, TMS320C2000, Code Composer Studio, XDS510, XDS560 are trademarks of Texas
Instruments.
3I
2
C-bus is a registered trademark of NXP B.V. Corporation.
4All other trademarks are the property of their respective owners.
PRODUCTION DATA information is current as of publication date. Products conform to
Copyright 20082013, Texas Instruments Incorporated
specifications per the terms of the Texas Instruments standard warranty. Production
processing does not necessarily include testing of all parameters.
T M S 3 2 0 F 2 8 0 2 1 , T M S 3 2 0 F 2 8 0 2 0 , T M S 3 2 0 F 2 8 0 2 0 0
SPRS523J NOVEMBER 2008 REVISED OCTOBER 2013 www.ti.com
1 .2 Appl ication s
White Goods
S witch M ode P owe r S uppl ie s (S M P S s )
DC-DC M ul tipl e -Output P owe r S uppl ie s
S ol ar M icr o In ve r te r s an d Con ve r te r s
LED Lightin g
P owe r F actor Cor r e ction
S e win g an d T e xtil e M achin e s
e Bike s
1 .3 De s cr iption
The F2802x Piccolo family of microcontrollers provides the power of the C28x core coupled with highly
integrated control peripherals in lowpin-count devices. This family is code-compatible with previous C28x-
based code, as well as providing a high level of analog integration.
An internal voltage regulator allows for single-rail operation. Enhancements have been made to the
HRPWM module to allow for dual-edge control (frequency modulation). Analog comparators with internal
10-bit references have been added and can be routed directly to control the PWM outputs. The ADC
converts from 0 to 3.3-V fixed full-scale range and supports ratio-metric V
REFHI
/V
REFLO
references. The
ADC interface has been optimized for lowoverhead and latency.
2 TMS320F2802x, TMS320F2802xx (Piccolo) MCUs Copyright 20082013, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: TMS320F28027 TMS320F28026 TMS320F28023 TMS320F28022 TMS320F28021
TMS320F28020 TMS320F280200
3 External Interrupts
M0
SARAM 1K x 16
(0-wait)
16-bit Peripheral Bus
M1
SARAM 1K x 16
(0-wait)
SCI
(4L FIFO)
ePWM
SPI
(4L FIFO)
I C
2
(4L FIFO)
HRPWM
eCAP
32-Bit Peripheral Bus
Code
Security
Module
GPIO MUX
C28x
32-bit CPU
A7:0
B7:0
PIE
CPU Timer 0
CPU Timer 1
CPU Timer 2
TCK
TDI
TMS
TDO
TRST
OSC1,
OSC2,
Ext,
PLL,
LPM,
WD
XCLKIN
X2
XRS
32-bit Peripheral Bus
E
C
A
P
x
E
P
W
M
x
A
E
P
W
M
S
Y
N
C
I
S
D
A
x
S
P
I
S
T
E
x
S
C
L
x
S
P
I
S
I
M
O
x
S
P
I
C
L
K
x
COMP1OUT
S
C
I
R
X
D
x
GPIO
Mux
LPM Wakeup
AIO
MUX
ADC
PSWD
FLASH
8K/16K/32K x 16
Secure
OTP 1K x 16
Secure
OTP/Flash
Wrapper
Boot-ROM
8K x 16
(0-wait)
SARAM
1K/3K/4K x 16
(0-wait)
Secure
COMP
3
2
-
b
i
t
p
e
r
i
p
h
e
r
a
l
b
u
s
COMP1A
COMP1B
COMP2A
COMP2B
COMP2OUT
X1
GPIO
MUX
VREG
From
COMP1OUT,
COMP2OUT
POR/
BOR
M
e
m
o
r
y

B
u
s
Memory Bus
Memory Bus
T
Z
x
S
C
I
T
X
D
x
S
P
I
S
O
M
I
x
E
P
W
M
x
B
E
P
W
M
S
Y
N
C
O
T M S 3 2 0 F 2 8 0 2 1 , T M S 3 2 0 F 2 8 0 2 0 , T M S 3 2 0 F 2 8 0 2 0 0
1 .4 F un ction al Bl ock Diagr am
Figure 1-1 shows the functional block diagramfor the device.
A. Not all peripheral pins are available at the same time due to multiplexing.
F igur e 1 -1 . F un ction al Bl ock Diagr am
1 .5 Ge ttin g S tar te d
This section gives a brief overviewof the steps to take when first developing for a C28x device. For more
detail on each of these steps, see the following:
Getting Started With TMS320C28x Digital Signal Controllers (literature number SPRAAM0).
C2000 Getting Started Website (http://www.ti.com/c2000getstarted)
TMS320F28x MCU Development and Experimenter's Kits (http://www.ti.com/f28xkits)
Copyright 20082013, Texas Instruments Incorporated TMS320F2802x, TMS320F2802xx (Piccolo) MCUs 3
TMS320F28020 TMS320F280200
T M S 3 2 0 F 2 8 0 2 1 , T M S 3 2 0 F 2 8 0 2 0 , T M S 3 2 0 F 2 8 0 2 0 0
1 T M S 3 2 0 F 2 8 0 2 x, T M S 3 2 0 F 2 8 0 2 xx (P iccol o) M CUs 1 4.6 High-Resolution PWM (HRPWM) .................. 66
1.1 Features ............................................. 1 4.7 Enhanced Capture Module (eCAP1) ............... 67
1.2 Applications .......................................... 2 4.8 J TAG Port .......................................... 69
1.3 Description ........................................... 2 4.9 GPIO MUX ......................................... 70
1.4 Functional Block Diagram ........................... 3 5 De vice S uppor t ......................................... 7 5
5.1 Device and Development Support Tool 1.5 Getting Started ....................................... 3
Nomenclature ....................................... 75
Re vis ion His tor y .............................................. 5
5.2 Related Documentation ............................ 77
2 In tr oduction .............................................. 6
5.3 Community Resources ............................. 78
2.1 Pin Assignments ..................................... 8
6 El e ctr ical S pe cification s ............................. 7 9
2.2 Signal Descriptions ................................. 10
6.1 Absolute MaximumRatings ........................ 79
3 F un ction al Ove r vie w .................................. 1 5
6.2 Recommended Operating Conditions .............. 79
3.1 Memory Maps ...................................... 15
6.3 Electrical Characteristics ........................... 80
3.2 Brief Descriptions ................................... 23
6.4 Current Consumption ............................... 81
3.3 Register Map ....................................... 31
6.5 Thermal Design Considerations .................... 86
3.4 Device Emulation Registers ........................ 32
6.6 Emulator Connection Without Signal Buffering for
3.5 Interrupts ............................................ 33
the MCU ............................................ 86
3.6 VREG/BOR/POR ................................... 37
6.7 Timing Parameter Symbology ...................... 87
3.7 SystemControl ..................................... 39
6.8 Clock Requirements and Characteristics ........... 91
3.8 Low-power Modes Block ........................... 47
6.9 Power Sequencing ................................. 92
4 P e r iphe r al s .............................................. 48
6.10 General-Purpose Input/Output (GPIO) ............. 94
4.1 Analog Block ........................................ 48
6.11 Enhanced Control Peripherals .................... 101
4.2 Serial Peripheral Interface (SPI) Module ........... 54
6.12 Detailed Descriptions ............................. 119
4.3 Serial Communications Interface (SCI) Module .... 57
6.13 Flash Timing ...................................... 120
4.4 Inter-Integrated Circuit (I
2
C) ........................ 60
7 T he r mal /M e chan ical Data .......................... 1 2 3
4.5 Enhanced PWM Modules (ePWM1/2/3/4) ......... 62
4 Contents Copyright 20082013, Texas Instruments Incorporated
TMS320F28020 TMS320F280200
T M S 3 2 0 F 2 8 0 2 1 , T M S 3 2 0 F 2 8 0 2 0 , T M S 3 2 0 F 2 8 0 2 0 0
Re vis ion His tor y
NOTE: Page numbers for previous revisions may differ frompage numbers in the current version.
This data manual revision history highlights the technical changes made to the SPRS523I device-specific
data manual to make it an SPRS523J revision.
S cope : See table below.
LOCAT ION ADDIT IONS , DELET IONS , AND M ODIF ICAT IONS
Section 1 TMS320F2802x, TMS320F2802xx ( Piccolo) MCUs:
Added Section 1.2, Applications
Section 1.1 Features:
Restructured Features section. Removed "Highlights". Integrated "Highlights" features with rest of
Features list.
Moved Functional Block DiagramfromSection 3 to Section 1
Table 2-1 Hardware Features:
Changed "ePWM outputs" to "ePWM channels"
Section 4.1.1.1 Features:
Removed "Runs at full systemclock, no prescaling required" from"Functions of the ADC module" list
Section 6.9 Power Sequencing:
Removed "Furthermore, V
DDIO
and V
DDA
should always be within 0.3 V of each other" sentence from
"There is no power sequencing requirement needed ..." paragraph
Table 6-26 High-Resolution PWM Characteristics at SYSCLKOUT =50 MHz60 MHz:
Updated footnote about maximumMEP step size: Changed "MaximumMEP step size is based on
worst-case process, maximumtemperature and maximum voltage" to "MaximumMEP step size is
based on worst-case process, maximumtemperature and min imum voltage"
Table 6-45 Flash Parameters at 60-MHz SYSCLKOUT:
Updated "Typical parameters as seen at roomtemperature ..." footnote
Copyright 20082013, Texas Instruments Incorporated Contents 5
TMS320F28020 TMS320F280200
T M S 3 2 0 F 2 8 0 2 1 , T M S 3 2 0 F 2 8 0 2 0 , T M S 3 2 0 F 2 8 0 2 0 0
2 In tr oduction
Table 2-1 lists the features of the TMS320F2802x devices.
6 Introduction Copyright 20082013, Texas Instruments Incorporated
TMS320F28020 TMS320F280200
T M S 3 2 0 F 2 8 0 2 1 , T M S 3 2 0 F 2 8 0 2 0 , T M S 3 2 0 F 2 8 0 2 0 0
T abl e 2 -1 . Har dwar e F e atur e s
2 8 0 2 7 2 8 0 2 6 2 8 0 2 3 2 8 0 2 2 2 8 0 2 1 2 8 0 2 0 2 8 0 2 0 0
F EAT URE T YP E
(1 )
(6 0 M Hz) (6 0 M Hz) (50 M Hz) (50 M Hz) (40 M Hz) (40 M Hz) (40 M Hz)
38-Pin DA 48-Pin PT 38-Pin DA 48-Pin PT 38-Pin DA 48-Pin PT 38-Pin DA 48-Pin PT 38-Pin DA 48-Pin PT 38-Pin DA 48-Pin PT 38-Pin DA 48-Pin PT
Package Type
TSSOP LQFP TSSOP LQFP TSSOP LQFP TSSOP LQFP TSSOP LQFP TSSOP LQFP TSSOP LQFP
Instruction cycle 16.67 ns 16.67 ns 20 ns 20 ns 25 ns 25 ns 25 ns
On-chip flash (16-bit word) 32K 16K 32K 16K 32K 16K 8K
On-chip SARAM (16-bit word) 6K 6K 6K 6K 5K 3K 3K
Code security for on-chip
Yes Yes Yes Yes Yes Yes Yes
flash/SARAM/OTP blocks
Boot ROM (8K x 16) Yes Yes Yes Yes Yes Yes Yes
One-time programmable (OTP) ROM (16-
1K 1K 1K 1K 1K 1K 1K
bit word)
ePWM channels 1 8 (ePWM1/2/3/4) 8 (ePWM1/2/3/4) 8 (ePWM1/2/3/4) 8 (ePWM1/2/3/4) 8 (ePWM1/2/3/4) 8 (ePWM1/2/3/4) 8 (ePWM1/2/3/4)
eCAP inputs 0 1 1 1 1 1 1
Watchdog timer Yes Yes Yes Yes Yes Yes Yes
MSPS 4.6 4.6 3 3 2 2 2
Conversion Time 216.67 ns 216.67 ns 260 ns 260 ns 500 ns 500 ns 500 ns
12-Bit ADC Channels 3 7 13 7 13 7 13 7 13 7 13 7 13 7 13
Temperature Sensor Yes Yes Yes Yes Yes Yes Yes
Dual Sample-and-Hold Yes Yes Yes Yes Yes Yes Yes
32-Bit CPU timers 3 3 3 3 3 3 3
High-resolution ePWM Channels 1 4 (ePWM1A/2A/3A/4A) 4 (ePWM1A/2A/3A/4A) 4 (ePWM1A/2A/3A/4A) 4 (ePWM1A/2A/3A/4A)
Comparators w/ Integrated DACs 0 1 2 1 2 1 2 1 2 1 2 1 2 1 2
0 1 1 1 1 1 1 1 Inter-integrated circuit (I
2
C)
Serial Peripheral Interface (SPI) 1 1 1 1 1 1 1 1
Serial Communications Interface (SCI) 0 1 1 1 1 1 1 1
Digital (GPIO) 20 22 20 22 20 22 20 22 20 22 20 22 20 22
I/O pins (shared)
Analog (AIO) 6 6 6 6 6 6 6
External interrupts 3 3 3 3 3 3 3
Supply voltage (nominal) 3.3 V 3.3 V 3.3 V 3.3 V 3.3 V 3.3 V 3.3 V
T: 40C to 105C Yes Yes Yes Yes Yes Yes Yes Yes Yes Yes Yes Yes Yes Yes
Temperature
S: 40C to 125C Yes Yes Yes Yes Yes Yes Yes Yes Yes Yes Yes Yes Yes Yes
options
Q: 40C to 125C
(2)
Yes Yes Yes Yes Yes Yes Yes Yes
Product status
(3)
TMS TMS TMS TMS TMS TMS TMS
(1) A type change represents a major functional feature difference in a peripheral module. Within a peripheral type, there may be minor differences between devices that do not affect the
basic functionality of the module. These device-specific differences are listed in the TMS320x28xx, 28xxx DSP Peripheral Reference Guide (literature number SPRU566) and in the
peripheral reference guides.
(2) "Q" refers to Q100 qualification for automotive applications.
(3) See Section 5.1, Device and Development Support Tool Nomenclature for descriptions of device stages. The "TMS" product status denotes a fully qualified production device.
Copyright 20082013, Texas Instruments Incorporated Introduction 7
TMS320F28020 TMS320F280200
GPIO2/EPWM2A 37
GPIO3/EPWM2B/COMP2OUT 38
GPIO4/EPWM3A 39
GPIO5/EPWM3B/ECAP1 40
GPIO6/EPWM4A/EPWMSYNCI/EPWMSYNCO 41
GPIO7/EPWM4B/SCIRXDA 42
V
SS
43 V
DD
44
X1 45
X2 46
GPIO12/ /SCITXDA TZ1 47
GPIO28/SCIRXDA/SDAA/TZ2 48
G
P
I
O
2
9
/
S
C
I
T
X
D
A
/
S
C
L
A
/
T
Z
3
1
X
R
S
2
T
R
S
T
3
A
D
C
I
N
A
6
/
A
I
O
6
4
A
D
C
I
N
A
4
/
C
O
M
P
2
A
/
A
I
O
4
5
A
D
C
I
N
A
7
6
A
D
C
I
N
A
3
7
A
D
C
I
N
A
1
8
A
D
C
I
N
A
2
/
C
O
M
P
1
A
/
A
I
O
2
9
A
D
C
I
N
A
0
/
V
R
E
F
H
I
1
0
V
D
D
A
1
1
V
/
V
S
S
A
R
E
F
L
O
1
2
24 GPIO18/SPICLKA/SCITXDA/XCLKOUT
23 GPIO38/XCLKIN (TCK)
22 GPIO37 (TDO)
21 GPIO36 (TMS)
20 GPIO35 (TDI)
19 GPIO34/COMP2OUT
18 ADCINB7
17 ADCINB6/AIO14
16 ADCINB4/COMP2B/AIO12
15 ADCINB3
14 ADCINB2/COMP1B/AIO10
13 ADCINB1
3
6
V
R
E
G
E
N
Z
3
5
G
P
I
O
3
3
/
S
C
L
A
/
E
P
W
M
S
Y
N
C
O
/
A
D
C
S
O
C
B
O
3
4
V
D
D
I
O
3
3
V
S
S
3
2
V
D
D
3
1
G
P
I
O
3
2
/
S
D
A
A
/
E
P
W
M
S
Y
N
C
I
/
A
D
C
S
O
C
A
O
3
0
T
E
S
T
2
9
G
P
I
O
0
/
E
P
W
M
1
A
2
8
G
P
I
O
1
/
E
P
W
M
1
B
/
C
O
M
P
1
O
U
T
2
7
G
P
I
O
1
6
/
S
P
I
S
I
M
O
A
/
T
Z
2
2
6
G
P
I
O
1
7
/
S
P
I
S
O
M
I
A
/
T
Z
3
2
5
G
P
I
O
1
9
/
X
C
L
K
I
N
/
/
S
C
I
R
X
D
A
/
E
C
A
P
1
S
P
I
S
T
E
A
T M S 3 2 0 F 2 8 0 2 1 , T M S 3 2 0 F 2 8 0 2 0 , T M S 3 2 0 F 2 8 0 2 0 0
2 .1 P in As s ign me n ts
Figure 2-1 shows the 48-pin PT low-profile quad flatpack (LQFP) pin assignments. Figure 2-2 shows the
38-pin DA thin shrink small-outline package (TSSOP) pin assignments.
F igur e 2 -1 . 2 8 0 2 x 48 -P in P T LQF P (T op Vie w)
TMS320F28020 TMS320F280200
V
DD 1
V
SS 2
V
DDIO
3
VREGENZ
4
GPIO2/EPWM2A 5
GPIO3/EPWM2B 6
GPIO4/EPWM3A 7
GPIO5/EPWM3B/ECAP1 8
GPIO6/EPWM4A/EPWMSYNCI/EPWMSYNCO 9
GPIO7/EPWM4B/SCIRXDA 10
V
SS
11 V
DD
12
GPIO12/ /SCITXDA TZ1 13
GPIO28/SCIRXDA/SDAA/TZ2 14
GPIO29/SCITXDA/SCLA/TZ3 15
XRS
16 TRST
17
ADCINA6/AIO6 18
ADCINA4/AIO4 19
TEST 38
GPIO0/EPWM1A 37
GPIO1/EPWM1B/COMP1OUT 36
GPIO16/SPISIMOA/TZ2 35
GPIO17/SPISOMIA/TZ3 34
GPIO19/XCLKIN/ /SCIRXDA/ECAP1 SPISTEA 33
GPIO18/SPICLKA/SCITXDA/XCLKOUT 32
GPIO38/XCLKIN (TCK) 31
GPIO37 (TDO) 30
GPIO36 (TMS) 29
GPIO35 (TDI) 28
GPIO34 27
ADCINB6/AIO14 26
ADCINB4/AIO12 25
ADCINB2/COMP1B/AIO10 24
V /V
SSA REFLO
23
V
DDA
22
ADCINA0/V
REFHI
21
ADCINA2/COMP1A/AIO2 20
T M S 3 2 0 F 2 8 0 2 1 , T M S 3 2 0 F 2 8 0 2 0 , T M S 3 2 0 F 2 8 0 2 0 0
F igur e 2 -2 . 2 8 0 2 x 3 8 -P in DA T S S OP (T op Vie w)
TMS320F28020 TMS320F280200
T M S 3 2 0 F 2 8 0 2 1 , T M S 3 2 0 F 2 8 0 2 0 , T M S 3 2 0 F 2 8 0 2 0 0
2 .2 S ign al De s cr iption s
Table 2-2 describes the signals. With the exception of the J TAG pins, the GPIO function is the default at
reset, unless otherwise mentioned. The peripheral signals that are listed under them are alternate
functions. Some peripheral functions may not be available in all devices. See Table 2-1 for details. Inputs
are not 5-V tolerant. All GPIO pins are I/O/Z and have an internal pullup, which can be selectively
enabled/disabled on a per-pin basis. This feature only applies to the GPIO pins. The pullups on the PWM
pins are not enabled at reset. The pullups on other GPIO pins are enabled upon reset. The AIO pins do
not have an internal pullup.
NOTE: When the on-chip VREG is used, the GPIO19, GPIO34, GPIO35, GPIO36, GPIO37, and GPIO38
pins could glitch during power up. If this is unacceptable in an application, 1.8 V could be supplied
externally. There is no power-sequencing requirement when using an external 1.8-V supply. However, if
the 3.3-V transistors in the level-shifting output buffers of the I/O pins are powered prior to the 1.9-V
transistors, it is possible for the output buffers to turn on, causing a glitch to occur on the pin during power
up. To avoid this behavior, power the V
DD
pins prior to or simultaneously with the V
DDIO
pins, ensuring that
the V
DD
pins have reached 0.7 V before the V
DDIO
pins reach 0.7 V.
T abl e 2 -2 . T e r min al F un ction s
(1 )
T ERM INAL
I/O/Z DES CRIP T ION
P T DA
NAM E
P IN # P IN #
JT AG
J TAG test reset with internal pulldown. TRST, when driven high, gives the scan
systemcontrol of the operations of the device. If this signal is not connected or driven
low, the device operates in its functional mode, and the test reset signals are ignored.
NOT E: TRST is an active high test pin and must be maintained lowat all times during
TRST 2 16 I normal device operation. An external pulldown resistor is required on this pin. The
value of this resistor should be based on drive strength of the debugger pods
applicable to the design. A 2.2-k resistor generally offers adequate protection. Since
this is application-specific, it is recommended that each target board be validated for
proper operation of the debugger and the application. ()
TCK See GPIO38 I See GPIO38. J TAG test clock with internal pullup ()
See GPIO36. J TAG test-mode select (TMS) with internal pullup. This serial control
TMS See GPIO36 I
input is clocked into the TAP controller on the rising edge of TCK. ()
See GPIO35. J TAG test data input (TDI) with internal pullup. TDI is clocked into the
TDI See GPIO35 I
selected register (instruction or data) on a rising edge of TCK. ()
See GPIO37. J TAG scan out, test data output (TDO). The contents of the selected
TDO See GPIO37 O/Z register (instruction or data) are shifted out of TDO on the falling edge of TCK.
(8-mA drive)
F LAS H
TEST 30 38 I/O Test Pin. Reserved for TI. Must be left unconnected.
CLOCK
See GPIO18. Output clock derived fromSYSCLKOUT. XCLKOUT is either the same
frequency, one-half the frequency, or one-fourth the frequency of SYSCLKOUT. This
is controlled by bits 1:0 (XCLKOUTDIV) in the XCLK register. At reset, XCLKOUT =
XCLKOUT See GPIO18 O/Z
SYSCLKOUT/4. The XCLKOUT signal can be turned off by setting XCLKOUTDIV
to 3. The mux control for GPIO18 must also be set to XCLKOUT for this signal to
propogate to the pin.
See GPIO19 and GPIO38. External oscillator input. Pin source for the clock is
controlled by the XCLKINSEL bit in the XCLK register, GPIO38 is the default
selection. This pin feeds a clock froman external 3.3-V oscillator. In this case, the X1
pin, if available, must be tied to GND and the on-chip crystal oscillator must be
disabled via bit 14 in the CLKCTL register. If a crystal/resonator is used, the XCLKIN
See GPIO19 and
XCLKIN I path must be disabled by bit 13 in the CLKCTL register.
GPIO38
NOT E: Designs that use the GPIO38/TCK/XCLKIN pin to supply an external clock for
normal device operation may need to incorporate some hooks to disable this path
during debug using the J TAG connector. This is to prevent contention with the TCK
signal, which is active during J TAG debug sessions. The zero-pin internal oscillators
may be used during this time to clock the device.
(1) I =Input, O =Output, Z =High Impedance, OD =Open Drain, =Pullup, =Pulldown
TMS320F28020 TMS320F280200
T M S 3 2 0 F 2 8 0 2 1 , T M S 3 2 0 F 2 8 0 2 0 , T M S 3 2 0 F 2 8 0 2 0 0
(1 )
(con tin ue d)
T ERM INAL
P T DA
NAM E
P IN # P IN #
On-chip crystal-oscillator input. To use this oscillator, a quartz crystal or a ceramic
resonator must be connected across X1 and X2. In this case, the XCLKIN path must
X1 45 I
be disabled by bit 13 in the CLKCTL register. If this pin is not used, it must be tied to
GND. (I)
On-chip crystal-oscillator output. A quartz crystal or a ceramic resonator must be
X2 46 O
connected across X1 and X2. If X2 is not used, it must be left unconnected. (O)
RES ET
Device Reset (in) and Watchdog Reset (out). Piccolo devices have a built-in power-
on-reset (POR) and brown-out-reset (BOR) circuitry. As such, no external circuitry is
needed to generate a reset pulse. During a power-on or brown-out condition, this pin
is driven lowby the device. See Section 6.3, Electrical Characteristics, for thresholds
of the POR/BOR block. This pin is also driven lowby the MCU when a watchdog reset
occurs. During watchdog reset, the XRS pin is driven lowfor the watchdog reset
duration of 512 OSCCLK cycles. If need be, an external circuitry may also drive this
XRS 3 17 I/OD
pin to assert a device reset. In this case, it is recommended that this pin be driven by
an open-drain device. An R-C circuit must be connected to this pin for noise immunity
reasons. Regardless of the source, a device reset causes the device to terminate
execution. The programcounter points to the address contained at the location
0x3FFFC0. When reset is deactivated, execution begins at the location designated by
the programcounter. The output buffer of this pin is an open-drain with an internal
pullup. (I/OD)
ADC, COM P ARAT OR, ANALOG I/O
ADCINA7 6 I ADC Group A, Channel 7 input
ADCINA6 I ADC Group A, Channel 6 input
4 18
AIO6 I/O Digital AIO 6
COMP2A 5 19 I Comparator Input 2A (available in 48-pin device only)
COMP1A 9 20 I Comparator Input 1A
ADC Group A, Channel 0 input
ADCINA0 I
10 21 ADC External Reference only used when in ADC external reference mode. See
V
REFHI
I
Section 4.1.1, ADC.
ADCINB7 18 I ADC Group B, Channel 7 input
ADCINB6 I ADC Group B, Channel 6 input
17 26
COMP2B 16 25 I Comparator Input 2B (available in 48-pin device only)
AIO12 I/O Digital AIO12
COMP1B 14 24 I Comparator Input 1B
TMS320F28020 TMS320F280200
T M S 3 2 0 F 2 8 0 2 1 , T M S 3 2 0 F 2 8 0 2 0 , T M S 3 2 0 F 2 8 0 2 0 0
(1 )
(con tin ue d)
T ERM INAL
P T DA
NAM E
P IN # P IN #
CP U AND I/O P OWER
V
DDA
11 22 Analog Power Pin. Tie with a 2.2-F capacitor (typical) close to the pin.
V
SSA
Analog Ground Pin
12 23 I
V
REFLO
ADC LowReference (always tied to ground)
V
DD
32 1 CPU and Logic Digital Power Pins no supply source needed when using internal
VREG. Tie with 1.2 F (minimum) ceramic capacitor (10%tolerance) to ground when
using internal VREG. Higher value capacitors may be used, but could impact supply-
V
DD
43 11
rail ramp-up time.
Digital I/O and Flash Power Pin Single Supply source when VREG is enabled. Tie
V
DDIO
35 4
with a 2.2-F capacitor (typical) close to the pin.
V
SS
33 2
Digital Ground Pins
V
SS
44 12
VOLT AGE REGULAT OR CONT ROL S IGNAL
Internal VREG Enable/Disable. Pull lowto enable the internal voltage regulator
VREGENZ 34 3 I
(VREG), pull high to disable VREG.
GP IO AND P ERIP HERAL S IGNALS
(1)
GPIO0 29 37 I/O/Z General-purpose input/output 0
EPWM1A O Enhanced PWM1 Output A and HRPWM channel

EPWM1B O Enhanced PWM1 Output B

COMP1OUT O Direct output of Comparator 1
EPWM2A O Enhanced PWM2 Output A and HRPWM channel

EPWM2B O Enhanced PWM2 Output B

COMP2OUT O Direct output of Comparator 2 (available in 48-pin device only)
EPWM3A O Enhanced PWM3 output A and HRPWM channel

EPWM3B O Enhanced PWM3 output B

ECAP1 I/O Enhanced Capture input/output 1
EPWM4A O Enhanced PWM4 output A and HRPWM channel
EPWMSYNCI I External ePWM sync pulse input
EPWMSYNCO O External ePWM sync pulse output
(1) The GPIO function (shown in bold italics) is the default at reset. The peripheral signals that are listed under themare alternate functions.
For J TAG pins that have the GPIO functionality multiplexed, the input path to the GPIO block is always valid. The output path fromthe
GPIO block and the path to the J TAG block froma pin is enabled/disabled based on the condition of the TRST signal. See the
TMS320x2802x/TMS320F2802xx Piccolo System Control and Interrupts Reference Guide (literature number SPRUFN3) for details.
TMS320F28020 TMS320F280200
T M S 3 2 0 F 2 8 0 2 1 , T M S 3 2 0 F 2 8 0 2 0 , T M S 3 2 0 F 2 8 0 2 0 0
(1 )
(con tin ue d)
T ERM INAL
P T DA
NAM E
P IN # P IN #
EPWM4B O Enhanced PWM4 output B
SCIRXDA I SCI-A receive data

TZ1 I Trip Zone input 1
SCITXDA O SCI-A transmit data

SPISIMOA I/O SPI slave in, master out

TZ2 I Trip Zone input 2
SPISOMIA I/O SPI-A slave out, master in

TZ3 I Trip zone input 3
SPICLKA I/O SPI-A clock input/output
SCITXDA O SCI-A transmit
Output clock derived fromSYSCLKOUT. XCLKOUT is either the same frequency,
one-half the frequency, or one-fourth the frequency of SYSCLKOUT. This is controlled
by bits 1:0 (XCLKOUTDIV) in the XCLK register. At reset, XCLKOUT =
XCLKOUT O/Z
SYSCLKOUT/4. The XCLKOUT signal can be turned off by setting XCLKOUTDIV
to 3. The mux control for GPIO18 must also be set to XCLKOUT for this signal to
propogate to the pin.
External Oscillator Input. The path fromthis pin to the clock block is not gated by the
XCLKIN mux function of this pin. Care must be taken not to enable this path for clocking if it is
being used for the other periperhal functions
SPISTEA I/O SPI-A slave transmit enable input/output
SCIRXDA I SCI-A receive
ECAP1 I/O Enhanced Capture input/output 1
SCIRXDA I SCI receive data
SDAA I/OD I
2
C data open-drain bidirectional port
GPIO29 1 15 I/O/Z General-purpose input/output 29.
SCITXDA O SCI transmit data
SCLA I/OD I
2
C clock open-drain bidirectional port
GPIO32 31 I/O/Z General-purpose input/output 32
SDAA I/OD I
2
C data open-drain bidirectional port
EPWMSYNCI I Enhanced PWM external sync pulse input
ADCSOCAO O ADC start-of-conversion A
TMS320F28020 TMS320F280200
T M S 3 2 0 F 2 8 0 2 1 , T M S 3 2 0 F 2 8 0 2 0 , T M S 3 2 0 F 2 8 0 2 0 0
(1 )
(con tin ue d)
T ERM INAL
P T DA
NAM E
P IN # P IN #
GPIO33 36 I/O/Z General-Purpose Input/Output 33
SCLA I/OD I
2
C clock open-drain bidirectional port
EPWMSYNCO O Enhanced PWM external synch pulse output
ADCSOCBO O ADC start-of-conversion B
GPIO34 19 27 I/O/Z General-Purpose Input/Output 34
COMP2OUT O Direct output of Comparator 2. COMP2OUT signal is not available in the DA package.

J TAG test data input (TDI) with internal pullup. TDI is clocked into the selected register
TDI I
(instruction or data) on a rising edge of TCK
J TAG test-mode select (TMS) with internal pullup. This serial control input is clocked
TMS I
into the TAP controller on the rising edge of TCK.
J TAG scan out, test data output (TDO). The contents of the selected register
TDO O/Z
(instruction or data) are shifted out of TDO on the falling edge of TCK (8 mA drive)
TCK I J TAG test clock with internal pullup
External Oscillator Input. The path fromthis pin to the clock block is not gated by the
XCLKIN I mux function of this pin. Care must be taken to not enable this path for clocking if it is
being used for the other functions.
TMS320F28020 TMS320F280200
T M S 3 2 0 F 2 8 0 2 1 , T M S 3 2 0 F 2 8 0 2 0 , T M S 3 2 0 F 2 8 0 2 0 0
3 F un ction al Ove r vie w
3 .1 M e mor y M aps
In Figure 3-1, Figure 3-2, Figure 3-3, Figure 3-4, and Figure 3-5, the following apply:
Memory blocks are not to scale.
Peripheral Frame 0, Peripheral Frame 1 and Peripheral Frame 2 memory maps are restricted to data
memory only. A user programcannot access these memory maps in programspace.
Protected means the order of Write-followed-by-Read operations is preserved rather than the pipeline
order.
Certain memory ranges are EALLOW protected against spurious writes after configuration.
Locations 0x3D7C80 0x3D7CC0 contain the internal oscillator and ADC calibration routines. These
locations are not programmable by the user.
Copyright 20082013, Texas Instruments Incorporated Functional Overview 15
TMS320F28020 TMS320F280200
M0 Vector RAM (Enabled if VMAP = 0)
M0 SARAM (1K x 16, 0-Wait)
0x00 0000
0x00 0040
0x00 0400
Data Space Prog Space
Reserved
Reserved
User OTP (1K x 16, Secure Zone + ECSL)
Reserved
0x00 9000
0x3D 7800
0x3D 7C00
Reserved
FLASH
(32K x 16, 4 Sectors, Secure Zone + ECSL)
128-Bit Password
L0 SARAM (4K x 16)
(0-Wait, Secure Zone + ECSL, Dual Mapped)
Reserved
Boot ROM (8K x 16, 0-Wait)
Vector (32 Vectors, Enabled if VMAP = 1)
0x3D 8000
0x3F 0000
0x3F 7FF8
0x3F 8000
0x3F 9000
0x3F E000
0x3F FFC0
Reserved
Peripheral Frame 1
(4K x 16, Protected)
Peripheral Frame 2
L0 SARAM (4K x 16)
0x00 2000
0x00 6000
0x00 7000
0x00 8000
Reserved
Peripheral Frame 0
0x00 0800
Peripheral Frame 0
0x00 0E00
0x00 0D00
PIE Vector - RAM
(256 x 16)
(Enabled if
VMAP = 1,
ENPIE = 1)
0x3D 7C80
Calibration Data
0x3D 7CC0
Get_mode function
0x3D 7CE0
Reserved
0x3D 7FFF
PARTID
0x3D 7EB0
Reserved
0x3D 7E80
Calibration Data
T M S 3 2 0 F 2 8 0 2 1 , T M S 3 2 0 F 2 8 0 2 0 , T M S 3 2 0 F 2 8 0 2 0 0
A. Memory locations 0x3D 7E800x3D 7EAF are reserved in TMX/TMP silicon.
F igur e 3 -1 . 2 8 0 2 3 /2 8 0 2 7 M e mor y M ap
16 Functional Overview Copyright 20082013, Texas Instruments Incorporated
TMS320F28020 TMS320F280200
0x00 0000
0x00 0040
0x00 0400
Reserved
Reserved
Reserved
0x00 9000
0x3D 7800
0x3D 7C00
Reserved
FLASH
128-Bit Password
L0 SARAM (4K x 16)
Reserved
0x3D 8000
0x3F 4000
0x3F 7FF8
0x3F 8000
0x3F 9000
0x3F E000
0x3F FFC0
Reserved
Peripheral Frame 1
Peripheral Frame 2
L0 SARAM (4K x 16)
0x00 2000
0x00 6000
0x00 7000
0x00 8000
Reserved
Peripheral Frame 0
0x00 0800
Peripheral Frame 0
0x00 0E00
0x00 0D00
PIE Vector - RAM
(256 x 16)
(Enabled if
VMAP = 1,
ENPIE = 1)
0x3D 7C80
Calibration Data
0x3D 7CC0
Get_mode function
0x3D 7CE0
Reserved
0x3D 7FFF
PARTID
0x3D 7EB0
Reserved
0x3D 7E80
Calibration Data
T M S 3 2 0 F 2 8 0 2 1 , T M S 3 2 0 F 2 8 0 2 0 , T M S 3 2 0 F 2 8 0 2 0 0
F igur e 3 -2 . 2 8 0 2 2 /2 8 0 2 6 M e mor y M ap
TMS320F28020 TMS320F280200
0x00 0000
0x00 0040
0x00 0400
Reserved
Reserved
0x00 8C00
0x3D 7800
0x3D 7C00
Reserved
FLASH
128-Bit Password
L0 SARAM (3K x 16)
Reserved
0x3D 8000
0x3F 0000
0x3F 7FF8
0x3F 8000
0x3F 8C00
0x3F E000
0x3F FFC0
Reserved
Peripheral Frame 1
Peripheral Frame 2
L0 SARAM (3K x 16)
0x00 2000
0x00 6000
0x00 7000
0x00 8000
Peripheral Frame 0
0x00 0800
Peripheral Frame 0
0x00 0E00
0x00 0D00
PIE Vector - RAM
(256 x 16)
(Enabled if
VMAP = 1,
ENPIE = 1)
0x3D 7C80
Calibration Data
0x3D 7CC0
Get_mode function
0x3D 7CE0
Reserved
0x3D 7FFF
PARTID
Reserved
Reserved
0x3D 7EB0
Reserved
0x3D 7E80
Calibration Data
T M S 3 2 0 F 2 8 0 2 1 , T M S 3 2 0 F 2 8 0 2 0 , T M S 3 2 0 F 2 8 0 2 0 0
F igur e 3 -3 . 2 8 0 2 1 M e mor y M ap
TMS320F28020 TMS320F280200
0x00 0000
0x00 0040
0x00 0400
Peripheral Frame 0
0x00 0800
Peripheral Frame 0
0x00 0E00
0x00 0D00
Reserved
Reserved
Reserved
0x00 8400
0x3D 7800
0x3D 7C00
Reserved
FLASH
128-Bit Password
L0 SARAM (1K x 16)
Reserved
0x3D 8000
0x3F 4000
0x3F 7FF8
0x3F 8000
0x3F 8400
0x3F E000
0x3F FFC0
Reserved
Peripheral Frame 1
Peripheral Frame 2
L0 SARAM (1K x 16)
0x00 2000
0x00 6000
0x00 7000
0x00 8000
Reserved
PIE Vector - RAM
(256 x 16)
(Enabled if
VMAP = 1,
ENPIE = 1)
0x3D 7C80
Calibration Data
0x3D 7CC0
Get_mode function
0x3D 7CE0
Reserved
0x3D 7FFF
PARTID
0x3D 7EB0
Reserved
0x3D 7E80
Calibration Data
T M S 3 2 0 F 2 8 0 2 1 , T M S 3 2 0 F 2 8 0 2 0 , T M S 3 2 0 F 2 8 0 2 0 0
F igur e 3 -4. 2 8 0 2 0 M e mor y M ap
TMS320F28020 TMS320F280200
0x00 0000
0x00 0040
0x00 0400
Peripheral Frame 0
0x00 0800
Peripheral Frame 0
0x00 0E00
0x00 0D00
Reserved
Reserved
L0 SARAM (1K x 16)
Reserved
0x00 8400
0x3D 7800
0x3D 7C00
Reserved
FLASH
128-Bit Password
Reserved
0x3D 8000
0x3F 6000
0x3F 7FF8
0x3F 8000
0x3F 8400
0x3F E000
0x3F FFC0
Reserved
Peripheral Frame 1
Peripheral Frame 2
0x00 2000
0x00 6000
0x00 7000
0x00 8000
Reserved
PIE Vector - RAM
(256 x 16)
(Enabled if
VMAP = 1,
ENPIE = 1)
0x3D 7C80
Calibration Data
0x3D 7CC0
Get_mode function
0x3D 7CE0
Reserved
0x3D 7EB0
Reserved
0x3D 7E80
Calibration Data
0x3D 7FFF
PARTID
L0 SARAM (1K x 16)
T M S 3 2 0 F 2 8 0 2 1 , T M S 3 2 0 F 2 8 0 2 0 , T M S 3 2 0 F 2 8 0 2 0 0
F igur e 3 -5. 2 8 0 2 0 0 M e mor y M ap
TMS320F28020 TMS320F280200
T M S 3 2 0 F 2 8 0 2 1 , T M S 3 2 0 F 2 8 0 2 0 , T M S 3 2 0 F 2 8 0 2 0 0
T abl e 3 -1 . Addr e s s e s of F l as h S e ctor s in F 2 8 0 2 1 /2 8 0 2 3 /2 8 0 2 7
ADDRES S RANGE P ROGRAM AND DAT A S P ACE
0x3F 0000 0x3F 1FFF Sector D (8K x 16)
0x3F 2000 0x3F 3FFF Sector C (8K x 16)
0x3F 4000 0x3F 5FFF Sector B (8K x 16)
0x3F 6000 0x3F 7F7F Sector A (8K x 16)
Programto 0x0000 when using the
0x3F 7F80 0x3F 7FF5
Code Security Module
Boot-to-Flash Entry Point
0x3F 7FF6 0x3F 7FF7
(programbranch instruction here)
Security Password (128-Bit)
0x3F 7FF8 0x3F 7FFF
(Do not programto all zeros)
T abl e 3 -2 . Addr e s s e s of F l as h S e ctor s in F 2 8 0 2 0 /2 8 0 2 2 /2 8 0 2 6
0x3F 4000 0x3F 4FFF Sector D (4K x 16)
0x3F 5000 0x3F 5FFF Sector C (4K x 16)
0x3F 7F80 0x3F 7FF5
0x3F 7FF6 0x3F 7FF7
0x3F 7FF8 0x3F 7FFF
T abl e 3 -3 . Addr e s s e s of F l as h S e ctor s in F 2 8 0 2 0 0
0x3F 7F80 0x3F 7FF5
0x3F 7FF6 0x3F 7FF7
0x3F 7FF8 0x3F 7FFF
NOT E
When the code-security passwords are programmed, all addresses between 0x3F 7F80
and 0x3F 7FF5 cannot be used as program code or data. These locations must be
programmed to 0x0000.
If the code security feature is not used, addresses 0x3F 7F80 through 0x3F 7FEF may
be used for code or data. Addresses 0x3F 7FF0 0x3F 7FF5 are reserved for data and
should not contain programcode.
Table 3-4 shows howto handle these memory locations.
TMS320F28020 TMS320F280200
T M S 3 2 0 F 2 8 0 2 1 , T M S 3 2 0 F 2 8 0 2 0 , T M S 3 2 0 F 2 8 0 2 0 0
T abl e 3 -4. Impact of Us in g the Code S e cur ity M odul e
F LAS H
ADDRES S
CODE S ECURIT Y ENABLED CODE S ECURIT Y DIS ABLED
0x3F 7F80 0x3F 7FEF Application code and data
Fill with 0x0000
0x3F 7FF0 0x3F 7FF5 Reserved for data only
Peripheral Frame 1 and Peripheral Frame 2 are grouped together to enable these blocks to be write/read
peripheral block protected. The protected mode makes sure that all accesses to these blocks happen as
written. Because of the pipeline, a write immediately followed by a read to different memory locations, will
appear in reverse order on the memory bus of the CPU. This can cause problems in certain peripheral
applications where the user expected the write to occur first (as written). The CPU supports a block
protection mode where a region of memory can be protected so that operations occur as written (the
penalty is extra cycles are added to align the operations). This mode is programmable and by default, it
protects the selected zones.
The wait-states for the various spaces in the memory map area are listed in Table 3-5.
T abl e 3 -5. Wait-s tate s
AREA WAIT -S T AT ES (CP U) COM M ENT S
M0 and M1 SARAMs 0-wait Fixed
Peripheral Frame 0 0-wait
Peripheral Frame 1 0-wait (writes) Cycles can be extended by peripheral generated ready.
2-wait (reads) Back-to-back write operations to Peripheral Frame 1 registers will incur
a 1-cycle stall (1-cycle delay).
Peripheral Frame 2 0-wait (writes) Fixed. Cycles cannot be extended by the peripheral.
2-wait (reads)
L0 SARAM 0-wait data and program Assumes no CPU conflicts
OTP Programmable Programmed via the Flash registers.
1-wait minimum 1-wait is minimumnumber of wait states allowed.
FLASH Programmable Programmed via the Flash registers.
0-wait Paged min
1-wait Randommin
Random Paged
FLASH Password 16-wait fixed Wait states of password locations are fixed.
Boot-ROM 0-wait
TMS320F28020 TMS320F280200
T M S 3 2 0 F 2 8 0 2 1 , T M S 3 2 0 F 2 8 0 2 0 , T M S 3 2 0 F 2 8 0 2 0 0
3 .2 Br ie f De s cr iption s
3.2.1 CPU
The 2802x (C28x) family is a member of the TMS320C2000 microcontroller (MCU) platform. The C28x-
based controllers have the same 32-bit fixed-point architecture as existing C28x MCUs. It is a very
efficient C/C++engine, enabling users to develop not only their system control software in a high-level
language, but also enabling development of math algorithms using C/C++. The device is as efficient at
MCU math tasks as it is at systemcontrol tasks that typically are handled by microcontroller devices. This
efficiency removes the need for a second processor in many systems. The 32 x 32-bit MAC 64-bit
processing capabilities enable the controller to handle higher numerical resolution problems efficiently.
Add to this the fast interrupt response with automatic context save of critical registers, resulting in a device
that is capable of servicing many asynchronous events with minimal latency. The device has an 8-level-
deep protected pipeline with pipelined memory accesses. This pipelining enables it to execute at high
speeds without resorting to expensive high-speed memories. Special branch-look-ahead hardware
minimizes the latency for conditional discontinuities. Special store conditional operations further improve
performance.
3.2.2 Memory Bus (Harvard Bus Architecture)
As with many MCU-type devices, multiple busses are used to move data between the memories and
peripherals and the CPU. The memory bus architecture contains a programread bus, data read bus, and
data write bus. The programread bus consists of 22 address lines and 32 data lines. The data read and
write busses consist of 32 address lines and 32 data lines each. The 32-bit-wide data busses enable
single cycle 32-bit operations. The multiple bus architecture, commonly termed Harvard Bus, enables the
C28x to fetch an instruction, read a data value and write a data value in a single cycle. All peripherals and
memories attached to the memory bus prioritize memory accesses. Generally, the priority of memory bus
accesses can be summarized as follows:
Highest: Data Writes (Simultaneous data and programwrites cannot occur on the
memory bus.)
ProgramWrites (Simultaneous data and programwrites cannot occur on the
memory bus.)
Data Reads
ProgramReads (Simultaneous programreads and fetches cannot occur on the
memory bus.)
Lowest: Fetches (Simultaneous programreads and fetches cannot occur on the
memory bus.)
3.2.3 Peripheral Bus
To enable migration of peripherals between various Texas Instruments (TI) MCU family of devices, the
devices adopt a peripheral bus standard for peripheral interconnect. The peripheral bus bridge multiplexes
the various busses that make up the processor Memory Bus into a single bus consisting of 16 address
lines and 16 or 32 data lines and associated control signals. Three versions of the peripheral bus are
supported. One version supports only 16-bit accesses (called peripheral frame 2). Another version
supports both 16- and 32-bit accesses (called peripheral frame 1).
TMS320F28020 TMS320F280200
T M S 3 2 0 F 2 8 0 2 1 , T M S 3 2 0 F 2 8 0 2 0 , T M S 3 2 0 F 2 8 0 2 0 0
3.2.4 Real-Time JTAG and Analysis
The devices implement the standard IEEE 1149.1 J TAG
(1)
interface for in-circuit based debug.
Additionally, the devices support real-time mode of operation allowing modification of the contents of
memory, peripheral, and register locations while the processor is running and executing code and
servicing interrupts. The user can also single step through non-time-critical code while enabling time-
critical interrupts to be serviced without interference. The device implements the real-time mode in
hardware within the CPU. This is a feature unique to the 28x family of devices, requiring no software
monitor. Additionally, special analysis hardware is provided that allows setting of hardware breakpoint or
data/address watch-points and generating various user-selectable break events when a match occurs.
These devices do not support boundary scan; however, IDCODE and BYPASS features are available if
the following considerations are taken into account. The IDCODE does not come by default. The user
needs to go through a sequence of SHIFT IR and SHIFT DR state of J TAG to get the IDCODE. For
BYPASS instruction, the first shifted DR value would be 1.
3.2.5 Flash
The F280200 device contains 8K x 16 of embedded flash memory, segregated into two 4K x 16 sectors.
The F28021/23/27 devices contain 32K x 16 of embedded flash memory, segregated into four 8K x 16
sectors. The F28020/22/26 devices contain 16K x 16 of embedded flash memory, segregated into four
4K x 16 sectors. All devices also contain a single 1K x 16 of OTP memory at address range 0x3D 7800
0x3D 7BFF. The user can individually erase, program, and validate a flash sector while leaving other
sectors untouched. However, it is not possible to use one sector of the flash or the OTP to execute flash
algorithms that erase/program other sectors. Special memory pipelining is provided to enable the flash
module to achieve higher performance. The flash/OTP is mapped to both program and data space;
therefore, it can be used to execute code or store data information. Addresses 0x3F 7FF0 0x3F 7FF5
are reserved for data variables and should not contain programcode.
NOT E
The Flash and OTP wait-states can be configured by the application. This allows applications
running at slower frequencies to configure the flash to use fewer wait-states.
Flash effective performance can be improved by enabling the flash pipeline mode in the
Flash options register. With this mode enabled, effective performance of linear code
execution will be much faster than the raw performance indicated by the wait-state
configuration alone. The exact performance gain when using the Flash pipeline mode is
application-dependent.
For more information on the Flash options, Flash wait-state, and OTP wait-state registers,
see the TMS320x2802x/TMS320F2802xx Piccolo System Control and Interrupts Reference
Guide (literature number SPRUFN3).
3.2.6 M0, M1 SARAMs
All devices contain these two blocks of single access memory, each 1K x 16 in size. The stack pointer
points to the beginning of block M1 on reset. The M0 and M1 blocks, like all other memory blocks on C28x
devices, are mapped to both programand data space. Hence, the user can use M0 and M1 to execute
code or for data variables. The partitioning is performed within the linker. The C28x device presents a
unified memory map to the programmer. This makes for easier programming in high-level languages.
3.2.7 L0 SARAM
The device contains up to 4K x 16 of single-access RAM. Refer to the device-specific memory map figures
in Section 3.1 to ascertain the exact size for a given device. This block is mapped to both programand
data space.
(1) IEEE Standard 1149.1-1990 Standard Test Access Port and Boundary Scan Architecture
TMS320F28020 TMS320F280200
T M S 3 2 0 F 2 8 0 2 1 , T M S 3 2 0 F 2 8 0 2 0 , T M S 3 2 0 F 2 8 0 2 0 0
3.2.8 Boot ROM
The Boot ROM is factory-programmed with boot-loading software. Boot-mode signals are provided to tell
the bootloader software what boot mode to use on power up. The user can select to boot normally or to
download new software froman external connection or to select boot software that is programmed in the
internal Flash/ROM. The Boot ROM also contains standard tables, such as SIN/COS waveforms, for use
in math-related algorithms.
T abl e 3 -6 . Boot M ode S e l e ction
M ODE GP IO3 7 /T DO GP IO3 4/COM P 2 OUT T RS T M ODE
3 1 1 0 GetMode
2 1 0 0 Wait (see Section 3.2.9 for description)
1 0 1 0 SCI
0 0 0 0 Parallel IO
EMU x x 1 Emulation Boot
3 .2 .8 .1 Emul ation Boot
When the emulator is connected, the GPIO37/TDO pin cannot be used for boot mode selection. In this
case, the boot ROM detects that an emulator is connected and uses the contents of two reserved SARAM
locations in the PIE vector table to determine the boot mode. If the content of either location is invalid,
then the Wait boot option is used. All boot mode options can be accessed in emulation boot.
3 .2 .8 .2 Ge tM ode
The default behavior of the GetMode option is to boot to flash. This behavior can be changed to another
boot option by programming two locations in the OTP. If the content of either OTP location is invalid, then
boot to flash is used. One of the following loaders can be specified: SCI, SPI, I
2
C, or OTP.
3 .2 .8 .3 P e r iphe r al P in s Us e d by the Bootl oade r
Table 3-7 shows which GPIO pins are used by each peripheral bootloader. Refer to the GPIO mux table
to see if these conflict with any of the peripherals you would like to use in your application.
T abl e 3 -7 . P e r iphe r al Bootl oad P in s
BOOT LOADER P ERIP HERAL LOADER P INS
SCI SCIRXDA (GPIO28)
SCITXDA (GPIO29)
Parallel Boot Data (GPIO[7:0])
28x Control (GPIO16)
Host Control (GPIO12)
SPI SPISIMOA (GPIO16)
SPISOMIA (GPIO17)
SPICLKA (GPIO18)
SPISTEA (GPIO19)
I
2
C SDAA (GPIO32)
(1)
SCLA (GPIO33)
(1)
(1) GPIO pins 32 and 33 may not be available on your device package. On these devices, this bootload
option is unavailable.
TMS320F28020 TMS320F280200
T M S 3 2 0 F 2 8 0 2 1 , T M S 3 2 0 F 2 8 0 2 0 , T M S 3 2 0 F 2 8 0 2 0 0
3.2.9 Security
The devices support high levels of security to protect the user firmware from being reverse engineered.
The security features a 128-bit password (hardcoded for 16 wait-states), which the user programs into the
flash. One code security module (CSM) is used to protect the flash/OTP and the L0/L1 SARAM blocks.
The security feature prevents unauthorized users fromexamining the memory contents via the J TAG port,
executing code fromexternal memory or trying to boot-load some undesirable software that would export
the secure memory contents. To enable access to the secure blocks, the user must write the correct 128-
bit KEY value that matches the value stored in the password locations within the Flash.
In addition to the CSM, the emulation code security logic (ECSL) has been implemented to prevent
unauthorized users fromstepping through secure code. Any code or data access to flash, user OTP, or L0
memory while the emulator is connected will trip the ECSL and break the emulation connection. To allow
emulation of secure code, while maintaining the CSM protection against secure memory reads, the user
must write the correct value into the lower 64 bits of the KEY register, which matches the value stored in
the lower 64 bits of the password locations within the flash. Note that dummy reads of all 128 bits of the
password in the flash must still be performed. If the lower 64 bits of the password locations are all ones
(unprogrammed), then the KEY value does not need to match.
When initially debugging a device with the password locations in flash programmed (that is, secured), the
CPU will start running and may execute an instruction that performs an access to a protected ECSL area.
If this happens, the ECSL will trip and cause the emulator connection to be cut.
The solution is to use the Wait boot option. This will sit in a loop around a software breakpoint to allowan
emulator to be connected without tripping security. The user can then exit this mode once the emulator is
connected by using one of the emulation boot options as described in the TMS320x2802x Piccolo Boot
ROM Reference Guide (literature number SPRUFN6). Piccolo devices do not support a hardware wait-in-
reset mode.
NOT E
When the code-security passwords are programmed, all addresses between 0x3F7F80
and 0x3F7FF5 cannot be used as program code or data. These locations must be
programmed to 0x0000.
If the code security feature is not used, addresses 0x3F7F80 through 0x3F7FEF may be
used for code or data. Addresses 0x3F7FF0 0x3F7FF5 are reserved for data and
should not contain programcode.
The 128-bit password (at 0x3F 7FF8 0x3F 7FFF) must not be programmed to zeros. Doing
so would permanently lock the device.
TMS320F28020 TMS320F280200
T M S 3 2 0 F 2 8 0 2 1 , T M S 3 2 0 F 2 8 0 2 0 , T M S 3 2 0 F 2 8 0 2 0 0
Dis cl aime r
Code S e cur ity M odul e Dis cl aime r
THE CODE SECURITY MODULE (CSM) INCLUDED ON THIS DEVICE WAS DESIGNED
TO PASSWORD PROTECT THE DATA STORED IN THE ASSOCIATED MEMORY
(EITHER ROM OR FLASH) AND IS WARRANTED BY TEXAS INSTRUMENTS (TI), IN
ACCORDANCE WITH ITS STANDARD TERMS AND CONDITIONS, TO CONFORM TO
TI'S PUBLISHED SPECIFICATIONS FOR THE WARRANTY PERIOD APPLICABLE FOR
THIS DEVICE.
TI DOES NOT, HOWEVER, WARRANT OR REPRESENT THAT THE CSM CANNOT BE
COMPROMISED OR BREACHED OR THAT THE DATA STORED IN THE ASSOCIATED
MEMORY CANNOT BE ACCESSED THROUGH OTHER MEANS. MOREOVER, EXCEPT
AS SET FORTH ABOVE, TI MAKES NO WARRANTIES OR REPRESENTATIONS
CONCERNING THE CSM OR OPERATION OF THIS DEVICE, INCLUDING ANY IMPLIED
WARRANTIES OF MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE.
IN NO EVENT SHALL TI BE LIABLE FOR ANY CONSEQUENTIAL, SPECIAL, INDIRECT,
INCIDENTAL, OR PUNITIVE DAMAGES, HOWEVER CAUSED, ARISING IN ANY WAY
OUT OF YOUR USE OF THE CSM OR THIS DEVICE, WHETHER OR NOT TI HAS BEEN
ADVISED OF THE POSSIBILITY OF SUCH DAMAGES. EXCLUDED DAMAGES INCLUDE,
BUT ARE NOT LIMITED TO LOSS OF DATA, LOSS OF GOODWILL, LOSS OF USE OR
INTERRUPTION OF BUSINESS OR OTHER ECONOMIC LOSS.
3.2.10 Peripheral Interrupt Expansion (PIE) Block
The PIE block serves to multiplex numerous interrupt sources into a smaller set of interrupt inputs. The
PIE block can support up to 96 peripheral interrupts. On the F2802x, 33 of the possible 96 interrupts are
used by peripherals. The 96 interrupts are grouped into blocks of 8 and each group is fed into 1 of
12 CPU interrupt lines (INT1 to INT12). Each of the 96 interrupts is supported by its own vector stored in a
dedicated RAM block that can be overwritten by the user. The vector is automatically fetched by the CPU
on servicing the interrupt. It takes 8 CPU clock cycles to fetch the vector and save critical CPU registers.
Hence the CPU can quickly respond to interrupt events. Prioritization of interrupts is controlled in
hardware and software. Each individual interrupt can be enabled/disabled within the PIE block.
3.2.11 External Interrupts (XINT1XINT3)
The devices support three masked external interrupts (XINT1XINT3). Each of the interrupts can be
selected for negative, positive, or both negative and positive edge triggering and can also be
enabled/disabled. These interrupts also contain a 16-bit free running up counter, which is reset to zero
when a valid interrupt edge is detected. This counter can be used to accurately time stamp the interrupt.
There are no dedicated pins for the external interrupts. XINT1, XINT2, and XINT3 interrupts can accept
inputs fromGPIO0GPIO31 pins.
3.2.12 Internal Zero Pin Oscillators, Oscillator, and PLL
The device can be clocked by either of the two internal zero-pin oscillators, an external oscillator, or by a
crystal attached to the on-chip oscillator circuit (48-pin devices only). A PLL is provided supporting up to
12 input-clock-scaling ratios. The PLL ratios can be changed on-the-fly in software, enabling the user to
scale back on operating frequency if lower power operation is desired. Refer to Section 6, Electrical
Specifications, for timing details. The PLL block can be set in bypass mode.
3.2.13 Watchdog
Each device contains two watchdogs: CPU-Watchdog that monitors the core and NMI-Watchdog that is a
missing clock-detect circuit. The user software must regularly reset the CPU-watchdog counter within a
certain time frame; otherwise, the CPU-watchdog generates a reset to the processor. The CPU-watchdog
can be disabled if necessary. The NMI-Watchdog engages only in case of a clock failure and can either
generate an interrupt or a device reset.
TMS320F28020 TMS320F280200
T M S 3 2 0 F 2 8 0 2 1 , T M S 3 2 0 F 2 8 0 2 0 , T M S 3 2 0 F 2 8 0 2 0 0
3.2.14 Peripheral Clocking
The clocks to each individual peripheral can be enabled/disabled to reduce power consumption when a
peripheral is not in use. Additionally, the system clock to the serial ports (except I
2
C) can be scaled
relative to the CPU clock.
3.2.15 Low-power Modes
The devices are full static CMOS devices. Three low-power modes are provided:
IDLE: Place CPU in low-power mode. Peripheral clocks may be turned off selectively and
only those peripherals that need to function during IDLE are left operating. An
enabled interrupt froman active peripheral or the watchdog timer will wake the
processor fromIDLE mode.
STANDBY: Turns off clock to CPU and peripherals. This mode leaves the oscillator and PLL
functional. An external interrupt event will wake the processor and the peripherals.
Execution begins on the next valid cycle after detection of the interrupt event
HALT: This mode basically shuts down the device and places it in the lowest possible power
consumption mode. If the internal zero-pin oscillators are used as the clock source,
the HALT mode turns themoff, by default. To keep these oscillators fromshutting
down, the INTOSCnHALTI bits in CLKCTL register may be used. The zero-pin
oscillators may thus be used to clock the CPU-watchdog in this mode. If the on-chip
crystal oscillator is used as the clock source, it is shut down in this mode. A reset or
an external signal (through a GPIO pin) or the CPU-watchdog can wake the device
fromthis mode.
The CPU clock (OSCCLK) and WDCLK should be fromthe same clock source before attempting to put
the device into HALT or STANDBY.
3.2.16 Peripheral Frames 0, 1, 2 (PFn)
The device segregates peripherals into three sections. The mapping of peripherals is as follows:
PF0: PIE: PIE Interrupt Enable and Control Registers Plus PIE Vector Table
Flash: Flash Waitstate Registers
Timers: CPU-Timers 0, 1, 2 Registers
CSM: Code Security Module KEY Registers
ADC: ADC Result Registers
PF1: GPIO: GPIO MUX Configuration and Control Registers
ePWM: Enhanced Pulse Width Modulator Module and Registers
eCAP: Enhanced Capture Module and Registers
Comparators: Comparator Modules
PF2: SYS: SystemControl Registers
SCI: Serial Communications Interface (SCI) Control and RX/TX Registers
SPI: Serial Port Interface (SPI) Control and RX/TX Registers
ADC: ADC Status, Control, and Configuration Registers
I
2
C: Inter-Integrated Circuit Module and Registers
XINT: External Interrupt Registers
TMS320F28020 TMS320F280200
T M S 3 2 0 F 2 8 0 2 1 , T M S 3 2 0 F 2 8 0 2 0 , T M S 3 2 0 F 2 8 0 2 0 0
3.2.17 General-Purpose Input/Output (GPIO) Multiplexer
Most of the peripheral signals are multiplexed with general-purpose input/output (GPIO) signals. This
enables the user to use a pin as GPIO if the peripheral signal or function is not used. On reset, GPIO pins
are configured as inputs. The user can individually programeach pin for GPIO mode or peripheral signal
mode. For specific inputs, the user can also select the number of input qualification cycles. This is to filter
unwanted noise glitches. The GPIO signals can also be used to bring the device out of specific low-power
modes.
3.2.18 32-Bit CPU-Timers (0, 1, 2)
CPU-Timers 0, 1, and 2 are identical 32-bit timers with presettable periods and with 16-bit clock
prescaling. The timers have a 32-bit count-down register, which generates an interrupt when the counter
reaches zero. The counter is decremented at the CPU clock speed divided by the prescale value setting.
When the counter reaches zero, it is automatically reloaded with a 32-bit period value.
CPU-Timer 0 is for general use and is connected to the PIE block. CPU-Timer 1 is also for general use
and can be connected to INT13 of the CPU. CPU-Timer 2 is reserved for DSP/BIOS. It is connected to
INT14 of the CPU. If DSP/BIOS is not being used, CPU-Timer 2 is available for general use.
CPU-Timer 2 can be clocked by any one of the following:
SYSCLKOUT (default)
Internal zero-pin oscillator 1 (INTOSC1)
External clock source
3.2.19 Control Peripherals
The devices support the following peripherals that are used for embedded control and communication:
ePWM: The enhanced PWM peripheral supports independent/complementary PWM
generation, adjustable dead-band generation for leading/trailing edges,
latched/cycle-by-cycle trip mechanism. Some of the PWM pins support the
HRPWM high resolution duty and period features. The type 1 module found on
2802x devices also supports increased dead-band resolution, enhanced SOC and
interrupt generation, and advanced triggering including trip functions based on
comparator outputs.
eCAP: The enhanced capture peripheral uses a 32-bit time base and registers up to four
programmable events in continuous/one-shot capture modes.
This peripheral can also be configured to generate an auxiliary PWM signal.
ADC: The ADC block is a 12-bit converter. It has up to 13 single-ended channels pinned
out, depending on the device. It contains two sample-and-hold units for
simultaneous sampling.
Comparator: Each comparator block consists of one analog comparator along with an internal
10-bit reference for supplying one input of the comparator.
TMS320F28020 TMS320F280200
T M S 3 2 0 F 2 8 0 2 1 , T M S 3 2 0 F 2 8 0 2 0 , T M S 3 2 0 F 2 8 0 2 0 0
3.2.20 Serial Port Peripherals
The devices support the following serial communication peripherals:
SPI: The SPI is a high-speed, synchronous serial I/O port that allows a serial bit stream
of programmed length (one to sixteen bits) to be shifted into and out of the device
at a programmable bit-transfer rate. Normally, the SPI is used for communications
between the MCU and external peripherals or another processor. Typical
applications include external I/O or peripheral expansion through devices such as
shift registers, display drivers, and ADCs. Multi-device communications are
supported by the master/slave operation of the SPI. The SPI contains a 4-level
receive and transmit FIFO for reducing interrupt servicing overhead.
SCI: The serial communications interface is a two-wire asynchronous serial port,
commonly known as UART. The SCI contains a 4-level receive and transmit FIFO
for reducing interrupt servicing overhead.
I
2
C: The inter-integrated circuit (I
2
C) module provides an interface between a MCU and
other devices compliant with Philips Semiconductors Inter-IC bus ( I
2
C-bus
)
specification version 2.1 and connected by way of an I
2
C-bus. External
components attached to this 2-wire serial bus can transmit/receive up to 8-bit data
to/fromthe MCU through the I
2
C module. The I
2
C contains a 4-level receive and
transmit FIFO for reducing interrupt servicing overhead.
TMS320F28020 TMS320F280200
T M S 3 2 0 F 2 8 0 2 1 , T M S 3 2 0 F 2 8 0 2 0 , T M S 3 2 0 F 2 8 0 2 0 0
3 .3 Re gis te r M ap
The devices contain three peripheral register spaces. The spaces are categorized as follows:
Peripheral Frame 0: These are peripherals that are mapped directly to the CPU memory bus.
See Table 3-8.
Peripheral Frame 1: These are peripherals that are mapped to the 32-bit peripheral bus. See
Table 3-9.
Peripheral Frame 2: These are peripherals that are mapped to the 16-bit peripheral bus. See
Table 3-10.
T abl e 3 -8 . P e r iphe r al F r ame 0 Re gis te r s
(1 )
NAM E ADDRES S RANGE S IZE (1 6 ) EALLOW P ROT ECT ED
(2 )
Device Emulation Registers 0x00 0880 0x00 0984 261 Yes
SystemPower Control Registers 0x00 0985 0x00 0987 3 Yes
FLASH Registers
(3)
0x00 0A80 0x00 0ADF 96 Yes
Code Security Module Registers 0x00 0AE0 0x00 0AEF 16 Yes
ADC registers 0x00 0B00 0x00 0B0F 16 No
(0 wait read only)
CPUTIMER0/1/2 Registers 0x00 0C00 0x00 0C3F 64 No
PIE Registers 0x00 0CE0 0x00 0CFF 32 No
PIE Vector Table 0x00 0D00 0x00 0DFF 256 No
(1) Registers in Frame 0 support 16-bit and 32-bit accesses.
(2) If registers are EALLOW protected, then writes cannot be performed until the EALLOW instruction is executed. The EDIS instruction
disables writes to prevent stray code or pointers fromcorrupting register contents.
(3) The Flash Registers are also protected by the Code Security Module (CSM).
T abl e 3 -9. P e r iphe r al F r ame 1 Re gis te r s
Comparator 1 registers 0x00 6400 0x00 641F 32
(1)
Comparator 2 registers 0x00 6420 0x00 643F 32
(1)
ePWM1 +HRPWM1 registers 0x00 6800 0x00 683F 64
(1)
ePWM2 +HRPWM2 registers 0x00 6840 0x00 687F 64
(1)
ePWM3 +HRPWM3 registers 0x00 6880 0x00 68BF 64
(1)
ePWM4 +HRPWM4 registers 0x00 68C0 0x00 68FF 64
(1)
eCAP1 registers 0x00 6A00 0x00 6A1F 32 No
GPIO registers 0x00 6F80 0x00 6FFF 128
(1)
(1) Some registers are EALLOW protected. See the module reference guide for more information.
T abl e 3 -1 0 . P e r iphe r al F r ame 2 Re gis te r s
SystemControl Registers 0x00 7010 0x00 702F 32 Yes
SPI-A Registers 0x00 7040 0x00 704F 16 No
SCI-A Registers 0x00 7050 0x00 705F 16 No
NMI Watchdog Interrupt Registers 0x00 7060 0x00 706F 16 Yes
External Interrupt Registers 0x00 7070 0x00 707F 16 Yes
ADC Registers 0x00 7100 0x00 717F 128
(1)
I2C-A Registers 0x00 7900 0x00 793F 64
(1)
(1) Some registers are EALLOW protected. See the module reference guide for more information.
TMS320F28020 TMS320F280200
T M S 3 2 0 F 2 8 0 2 1 , T M S 3 2 0 F 2 8 0 2 0 , T M S 3 2 0 F 2 8 0 2 0 0
3 .4 De vice Emul ation Re gis te r s
These registers are used to control the protection mode of the C28x CPU and to monitor some critical
device signals. The registers are defined in Table 3-11 .
T abl e 3 -1 1 . De vice Emul ation Re gis te r s
ADDRES S EALLOW
NAM E S IZE (x1 6 ) DES CRIP T ION
RANGE P ROT ECT ED
0x0880
DEVICECNF 2 Device Configuration Register Yes
0x0881
PARTID 0x3D 7FFF 1 Part ID Register TMS320F280200PT 0x00C1
TMS320F280200DA 0x00C0
TMS320F28027PT 0x00CF
TMS320F28027DA 0x00CE
TMS320F28026PT 0x00C7
TMS320F28026DA 0x00C6
TMS320F28023PT 0x00CD
No
TMS320F28023DA 0x00CC
TMS320F28022PT 0x00C5
TMS320F28022DA 0x00C4
TMS320F28021PT 0x00CB
TMS320F28021DA 0x00CA
TMS320F28020PT 0x00C3
TMS320F28020DA 0x00C2
CLASSID 0x0882 1 Class ID Register TMS320F280200PT/DA 0x00C7
TMS320F28027PT/DA 0x00CF
TMS320F28026PT/DA 0x00C7
TMS320F28023PT/DA 0x00CF No
TMS320F28021PT/DA 0x00CF
REVID 0x0883 1 Revision ID 0x0000 - Silicon Rev. 0 - TMS
No
Register
0x0001 - Silicon Rev. A - TMS
TMS320F28020 TMS320F280200
CPU TIMER 2
CPU TIMER 0
Peripherals
(SPI, SCI, ePWM, I C, HRPWM, eCAP, ADC)
2
TINT0
XINT1
Interrupt Control
XINT1
XINT1CR(15:0)
Interrupt Control
XINT2
XINT2CR(15:0)
GPIO
MUX
INT1
to
INT12
NMI
XINT2CTR(15:0)
XINT3CTR(15:0)
CPU TIMER 1
TINT2
M
U
X
XINT2
XINT3
ADC
XINT2SOC
GPIOXINT1SEL(4:0)
GPIOXINT2SEL(4:0)
GPIOXINT3SEL(4:0)
Interrupt Control
XINT3
XINT3CR(15:0)
XINT3CTR(15:0)
NMI interrupt with watchdog function
(See the NMI Watchdog section.)
NMIRS
System Control
(See the System
Control section.)
INT14
INT13
GPIO0.int
GPIO31.int
CLOCKFAIL
CPUTMR2CLK
C28
Core
M
U
X
M
U
X
TINT1
P
I
E
U
p

t
o

9
6

I
n
t
e
r
r
u
p
t
s
Watchdog
WDINT
Low-Power Modes
LPMINT
WAKEINT
Sync
SYSCLKOUT
T M S 3 2 0 F 2 8 0 2 1 , T M S 3 2 0 F 2 8 0 2 0 , T M S 3 2 0 F 2 8 0 2 0 0
3 .5 In te r r upts
Figure 3-6 shows howthe various interrupt sources are multiplexed.
F igur e 3 -6 . Exte r n al an d P IE In te r r upt S our ce s
TMS320F28020 TMS320F280200
INT12
MUX
INT11
INT2
INT1
CPU
(Enable) (Flag)
INTx
INTx.8
PIEIERx[8:1] PIEIFRx[8:1]
MUX
INTx.7
INTx.6
INTx.5
INTx.4
INTx.3
INTx.2
INTx.1
From
Peripherals
or
External
Interrupts
(Enable) (Flag)
IER[12:1] IFR[12:1]
Global
Enable
INTM
1
0
PIEACKx
(Enable/Flag)
T M S 3 2 0 F 2 8 0 2 1 , T M S 3 2 0 F 2 8 0 2 0 , T M S 3 2 0 F 2 8 0 2 0 0
Eight PIE block interrupts are grouped into one CPU interrupt. In total, 12 CPU interrupt groups, with
8 interrupts per group equals 96 possible interrupts. Table 3-12 shows the interrupts used by 2802x
devices.
The TRAP #VectorNumber instruction transfers program control to the interrupt service routine
corresponding to the vector specified. TRAP #0 attempts to transfer program control to the address
pointed to by the reset vector. The PIE vector table does not, however, include a reset vector. Therefore,
TRAP #0 should not be used when the PIE is enabled. Doing so will result in undefined behavior.
When the PIE is enabled, TRAP #1 through TRAP #12 will transfer programcontrol to the interrupt service
routine corresponding to the first vector within the PIE group. For example: TRAP #1 fetches the vector
fromINT1.1, TRAP #2 fetches the vector fromINT2.1, and so forth.
F igur e 3 -7 . M ul tipl e xin g of In te r r upts Us in g the P IE Bl ock
TMS320F28020 TMS320F280200
T M S 3 2 0 F 2 8 0 2 1 , T M S 3 2 0 F 2 8 0 2 0 , T M S 3 2 0 F 2 8 0 2 0 0
T abl e 3 -1 2 . P IE M UXe d P e r iphe r al In te r r upt Ve ctor T abl e
(1 )
INT x.8 INT x.7 INT x.6 INT x.5 INT x.4 INT x.3 INT x.2 INT x.1
INT 1 .y WAKEINT TINT0 ADCINT9 XINT2 XINT1 Reserved ADCINT2 ADCINT1
(LPM/WD) (TIMER 0) (ADC) Ext. int. 2 Ext. int. 1 (ADC) (ADC)
0xD4E 0xD4C 0xD4A 0xD48 0xD46 0xD44 0xD42 0xD40
INT 2 .y Reserved Reserved Reserved Reserved EPWM4_TZINT EPWM3_TZINT EPWM2_TZINT EPWM1_TZINT
(ePWM4) (ePWM3) (ePWM2) (ePWM1)
INT 3 .y Reserved Reserved Reserved Reserved EPWM4_INT EPWM3_INT EPWM2_INT EPWM1_INT
(ePWM4) (ePWM3) (ePWM2) (ePWM1)
INT 4.y Reserved Reserved Reserved Reserved Reserved Reserved Reserved ECAP1_INT
(eCAP1)
INT 5.y Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved

INT 6 .y Reserved Reserved Reserved Reserved Reserved Reserved SPITXINTA SPIRXINTA
(SPI-A) (SPI-A)
INT 7 .y Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved

0xDAE 0xDAC 0xDAA 0xDA8 0xDA6 0xDA4 0xDA2 0xDA0
INT 8 .y Reserved Reserved Reserved Reserved Reserved Reserved I2CINT2A I2CINT1A
(I2C-A) (I2C-A)
0xDBE 0xDBC 0xDBA 0xDB8 0xDB6 0xDB4 0xDB2 0xDB0
INT 9.y Reserved Reserved Reserved Reserved Reserved Reserved SCITXINTA SCIRXINTA
(SCI-A) (SCI-A)
0xDCE 0xDCC 0xDCA 0xDC8 0xDC6 0xDC4 0xDC2 0xDC0
INT 1 0 .y ADCINT8 ADCINT7 ADCINT6 ADCINT5 ADCINT4 ADCINT3 ADCINT2 ADCINT1
(ADC) (ADC) (ADC) (ADC) (ADC) (ADC) (ADC) (ADC)
0xDDE 0xDDC 0xDDA 0xDD8 0xDD6 0xDD4 0xDD2 0xDD0
INT 1 1 .y Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved

0xDEE 0xDEC 0xDEA 0xDE8 0xDE6 0xDE4 0xDE2 0xDE0
INT 1 2 .y Reserved Reserved Reserved Reserved Reserved Reserved Reserved XINT3
Ext. Int. 3
0xDFE 0xDFC 0xDFA 0xDF8 0xDF6 0xDF4 0xDF2 0xDF0
(1) Out of 96 possible interrupts, some interrupts are not used. These interrupts are reserved for future devices. These interrupts can be
used as software interrupts if they are enabled at the PIEIFRx level, provided none of the interrupts within the group is being used by a
peripheral. Otherwise, interrupts coming in fromperipherals may be lost by accidentally clearing their flag while modifying the PIEIFR.
To summarize, there are two safe cases when the reserved interrupts could be used as software interrupts:
No peripheral within the group is asserting interrupts.
No peripheral interrupts are assigned to the group (for example, PIE groups 5, 7, or 11) .
TMS320F28020 TMS320F280200
T M S 3 2 0 F 2 8 0 2 1 , T M S 3 2 0 F 2 8 0 2 0 , T M S 3 2 0 F 2 8 0 2 0 0
T abl e 3 -1 3 . P IE Con figur ation an d Con tr ol Re gis te r s
NAM E ADDRES S S IZE (x1 6 ) DES CRIP T ION
(1 )
PIECTRL 0x0CE0 1 PIE, Control Register
PIEACK 0x0CE1 1 PIE, Acknowledge Register
PIEIER1 0x0CE2 1 PIE, INT1 Group Enable Register
PIEIFR1 0x0CE3 1 PIE, INT1 Group Flag Register
PIEIER5 0x0CEA 1 PIE, INT5 Group Enable Register
PIEIFR5 0x0CEB 1 PIE, INT5 Group Flag Register
PIEIER6 0x0CEC 1 PIE, INT6 Group Enable Register
PIEIFR6 0x0CED 1 PIE, INT6 Group Flag Register
PIEIER7 0x0CEE 1 PIE, INT7 Group Enable Register
PIEIFR7 0x0CEF 1 PIE, INT7 Group Flag Register
PIEIER8 0x0CF0 1 PIE, INT8 Group Enable Register
PIEIFR8 0x0CF1 1 PIE, INT8 Group Flag Register
Reserved 0x0CFA 6 Reserved
0x0CFF
(1) The PIE configuration and control registers are not protected by EALLOW mode. The PIE vector table
is protected.
TMS320F28020 TMS320F280200
T M S 3 2 0 F 2 8 0 2 1 , T M S 3 2 0 F 2 8 0 2 0 , T M S 3 2 0 F 2 8 0 2 0 0
3.5.1 External Interrupts
T abl e 3 -1 4. Exte r n al In te r r upt Re gis te r s
XINT1CR 0x00 7070 1 XINT1 configuration register
XINT1CTR 0x00 7078 1 XINT1 counter register
XINT2CTR 0x00 7079 1 XINT2 counter register
XINT3CTR 0x00 707A 1 XINT3 counter register
Each external interrupt can be enabled/disabled or qualified using positive, negative, or both positive and
negative edge. For more information, see the TMS320x2802x/TMS320F2802xx Piccolo System Control
and Interrupts Reference Guide (literature number SPRUFN3).
3 .6 VREG/BOR/P OR
Although the core and I/O circuitry operate on two different voltages, these devices have an on-chip
voltage regulator (VREG) to generate the V
DD
voltage fromthe V
DDIO
supply. This eliminates the cost and
space of a second external regulator on an application board. Additionally, internal power-on reset (POR)
and brown-out reset (BOR) circuits monitor both the V
DD
and V
DDIO
rails during power-up and run mode.
3.6.1 On-chip Voltage Regulator (VREG)
A linear regulator generates the core voltage (V
DD
) fromthe V
DDIO
supply. Therefore, although capacitors
are required on each V
DD
pin to stabilize the generated voltage, power need not be supplied to these pins
to operate the device. Conversely, the VREG can be disabled, should power or redundancy be the
primary concern of the application.
3 .6 .1 .1 Us in g the On -chip VREG
To utilize the on-chip VREG, the VREGENZ pin should be tied low and the appropriate recommended
operating voltage should be supplied to the V
DDIO
and V
DDA
pins. In this case, the V
DD
voltage needed by
the core logic will be generated by the VREG. Each V
DD
pin requires on the order of 1.2 F (minimum)
capacitance for proper regulation of the VREG. These capacitors should be located as close as possible
to the V
DD
pins.
3 .6 .1 .2 Dis abl in g the On -chip VREG
To conserve power, it is also possible to disable the on-chip VREG and supply the core logic voltage to
the V
DD
pins with a more efficient external regulator. To enable this option, the VREGENZ pin must be tied
high.
TMS320F28020 TMS320F280200
I/O Pin
In
Out
DIR (0 = Input, 1 = Output)
(Force Hi-Z When High)
SYSRS
C28
Core
Sync
RS
XRS
PLL
+
Clocking
Logic
MCLKRS
VREGHALT
Deglitch
Filter
On-Chip
Voltage
Regulator
(VREG)
VREGENZ
POR/BOR
Generating
Module
XRS
Pin
SYSCLKOUT
WDRST
(A)
JTAG
TCK
Detect
Logic
PBRS
(B)
Internal
Weak PU
T M S 3 2 0 F 2 8 0 2 1 , T M S 3 2 0 F 2 8 0 2 0 , T M S 3 2 0 F 2 8 0 2 0 0
3.6.2 On-chip Power-On Reset (POR) and Brown-Out Reset (BOR) Circuit
Two on-chip supervisory circuits, the power-on reset (POR) and the brown-out reset (BOR) remove the
burden of monitoring the V
DD
and V
DDIO
supply rails fromthe application board. The purpose of the POR is
to create a clean reset throughout the device during the entire power-up procedure. The trip point is a
looser, lower trip point than the BOR, which watches for dips in the V
DD
or V
DDIO
rail during device
operation. The POR function is present on both V
DD
and V
DDIO
rails at all times. After initial device power-
up, the BOR function is present on V
DDIO
at all times, and on V
DD
when the internal VREG is enabled
(VREGENZ pin is tied low). Both functions tie the XRS pin low when one of the voltages is below their
respective trip point. Additionally, when the internal voltage regulator is enabled, an over-voltage
protection circuit will tie XRS lowif the V
DD
rail rises above its trip point. See Section 6 for the various trip
points as well as the delay time for the device to release the XRS pin after the under/over-voltage
condition is removed. Figure 3-8 shows the VREG, POR, and BOR. To disable both the V
DD
and V
DDIO
BOR functions, a bit is provided in the BORCFG register. Refer to the TMS320x2802x/TMS320F2802xx
Piccolo System Control and Interrupts Reference Guide (literature number SPRUFN3) for details.
A. WDRST is the reset signal fromthe CPU-watchdog.
B. PBRS is the reset signal fromthe POR/BOR module.
F igur e 3 -8 . VREG + P OR + BOR + Re s e t S ign al Con n e ctivity
TMS320F28020 TMS320F280200
T M S 3 2 0 F 2 8 0 2 1 , T M S 3 2 0 F 2 8 0 2 0 , T M S 3 2 0 F 2 8 0 2 0 0
3 .7 S ys te m Con tr ol
This section describes the oscillator and clocking mechanisms, the watchdog function and the low power
modes.
T abl e 3 -1 5. P LL, Cl ockin g, Watchdog, an d Low-P owe r M ode Re gis te r s
(1 )
BORCFG 0x00 0985 1 BOR Configuration Register
XCLK 0x00 7010 1 XCLKOUT Control
PLLSTS 0x00 7011 1 PLL Status Register
CLKCTL 0x00 7012 1 Clock Control Register
PLLLOCKPRD 0x00 7013 1 PLL Lock Period
INTOSC1TRIM 0x00 7014 1 Internal Oscillator 1 TrimRegister
INTOSC2TRIM 0x00 7016 1 Internal Oscillator 2 TrimRegister
LOSPCP 0x00 701B 1 Low-Speed Peripheral Clock Prescaler Register
PCLKCR0 0x00 701C 1 Peripheral Clock Control Register 0
PCLKCR1 0x00 701D 1 Peripheral Clock Control Register 1
LPMCR0 0x00 701E 1 LowPower Mode Control Register 0
PCLKCR3 0x00 7020 1 Peripheral Clock Control Register 3
PLLCR 0x00 7021 1 PLL Control Register
SCSR 0x00 7022 1 SystemControl and Status Register
WDCNTR 0x00 7023 1 Watchdog Counter Register
WDKEY 0x00 7025 1 Watchdog Reset Key Register
WDCR 0x00 7029 1 Watchdog Control Register
(1) All registers in this table are EALLOW protected.
TMS320F28020 TMS320F280200
Peripheral
Registers
SPI-A, SCI-A I/O
PF2
Clock Enables
Clock Enables
PCLKCR0/1/3
(System Ctrl Regs)
LOSPCP
(System Ctrl Regs)
LSPCLK
SYSCLKOUT
Peripheral
Registers
eCAP1 I/O
PF1
Clock Enables
Clock Enables
Peripheral
Registers
ePWM1/.../4 I/O
PF1
Clock Enables
Clock Enables
Peripheral
Registers
I2C-A I/O
PF2
Clock Enables
Clock Enables
ADC
Registers
12-Bit ADC 16 Ch
PF2
Clock Enables
PF0
Clock Enables
COMP
Registers
COMP1/2
PF1
Clock Enables
6
GPIO
Mux
Analog
GPIO
Mux
C28x Core CLKIN
T M S 3 2 0 F 2 8 0 2 1 , T M S 3 2 0 F 2 8 0 2 0 , T M S 3 2 0 F 2 8 0 2 0 0
Figure 3-9 shows the various clock domains that are discussed. Figure 3-10 shows the various clock
sources (both internal and external) that can provide a clock for device operation.
A. CLKIN is the clock into the CPU. It is passed out of the CPU as SYSCLKOUT (that is, CLKIN is the same frequency
as SYSCLKOUT).
F igur e 3 -9. Cl ock an d Re s e t Domain s
TMS320F28020 TMS320F280200
INTOSC1TRIM Reg
(A)
Internal
OSC 1
(10 MHz)
OSCE
CLKCTL[INTOSC1OFF]
WAKEOSC
CLKCTL[INTOSC1HALT]
INTOSC2TRIM Reg
(A)
Internal
OSC 2
(10 MHz)
OSCE
CLKCTL[INTOSC2OFF]
CLKCTL[INTOSC2HALT]
1 = Turn OSC Off
1 = Ignore HALT
1 = Turn OSC Off
1 = Ignore HALT
XCLK[XCLKINSEL]
0 = GPIO38
1 = GPIO19
GPIO19
or
GPIO38
CLKCTL[XCLKINOFF]
0
0
1
(Crystal)
OSC
XCLKIN
X1
X2
CLKCTL[XTALOSCOFF]
0 = OSC on (default on reset)
1 = Turn OSC off
0
1
0
1
OSC1CLK
OSCCLKSRC1
WDCLK
OSC2CLK
0
1
CLKCTL[WDCLKSRCSEL]
(OSC1CLK on reset) XRS
CLKCTL[OSCCLKSRCSEL]
CLKCTL[TRM2CLKPRESCALE]
CLKCTL[TMR2CLKSRCSEL]
OSCCLKSRC2
11
Prescale
/1, /2, /4,
/8, /16
00
01, 10, 11
CPUTMR2CLK
SYNC
Edge
Detect
10
01
CLKCTL[OSCCLKSRC2SEL]
SYSCLKOUT
WAKEOSC
(Oscillators enabled when this signal is high)
EXTCLK
XTAL
XCLKIN
(OSC1CLK on reset) XRS
OSCCLK PLL
Missing-Clock-Detect Circuit
(B)
CPU-Watchdog
T M S 3 2 0 F 2 8 0 2 1 , T M S 3 2 0 F 2 8 0 2 0 , T M S 3 2 0 F 2 8 0 2 0 0
A. Register loaded fromTI OTP-based calibration function.
B. See Section 3.7.4 for details on missing clock detection.
F igur e 3 -1 0 . Cl ock T r e e
TMS320F28020 TMS320F280200
External Clock Signal
(Toggling 0V
DDIO
)
XCLKIN/GPIO19/38 X2
NC
X1
X2 X1
Crystal
XCLKIN/GPIO19/38
Turn off
XCLKIN path
in CLKCTL
register
R
d
C
L1
C
L2
T M S 3 2 0 F 2 8 0 2 1 , T M S 3 2 0 F 2 8 0 2 0 , T M S 3 2 0 F 2 8 0 2 0 0
3.7.1 Internal Zero Pin Oscillators
The F2802x devices contain two independent internal zero pin oscillators. By default both oscillators are
turned on at power up, and internal oscillator 1 is the default clock source at this time. For power savings,
unused oscillators may be powered down by the user. The center frequency of these oscillators is
determined by their respective oscillator trim registers, written to in the calibration routine as part of the
boot ROM execution. See Section 6, Electrical Specifications, for more information on these oscillators.
3.7.2 Crystal Oscillator Option
The typical specifications for the external quartz crystal (fundamental mode, parallel resonant) are listed in
Table 3-16. Furthermore, ESR range =30 to 150 .
T abl e 3 -1 6 . T ypical S pe cification s for Exte r n al Quar tz Cr ys tal
(1 )
F REQUENCY (M Hz) R
d
() C
L1
(pF ) C
L2
(pF )
5 2200 18 18
10 470 15 15
15 0 15 15
20 0 12 12
(1) C
shunt
should be less than or equal to 5 pF.
A. X1/X2 pins are available in 48-pin package only.
F igur e 3 -1 1 . Us in g the On -chip Cr ys tal Os cil l ator
NOT E
1. C
L1
and C
L2
are the total capacitance of the circuit board and components excluding the
IC and crystal. The value is usually approximately twice the value of the crystal's load
capacitance.
2. The load capacitance of the crystal is described in the crystal specifications of the
manufacturers.
3. TI recommends that customers have the resonator/crystal vendor characterize the
operation of their device with the MCU chip. The resonator/crystal vendor has the
equipment and expertise to tune the tank circuit. The vendor can also advise the
customer regarding the proper tank component values that will produce proper start up
and stability over the entire operating range.
F igur e 3 -1 2 . Us in g a 3 .3 -V Exte r n al Os cil l ator
TMS320F28020 TMS320F280200
T M S 3 2 0 F 2 8 0 2 1 , T M S 3 2 0 F 2 8 0 2 0 , T M S 3 2 0 F 2 8 0 2 0 0
3.7.3 PLL-Based Clock Module
The devices have an on-chip, PLL-based clock module. This module provides all the necessary clocking
signals for the device, as well as control for low-power mode entry. The PLL has a 4-bit ratio control
PLLCR[DIV] to select different CPU clock rates. The watchdog module should be disabled before writing
to the PLLCR register. It can be re-enabled (if need be) after the PLL module has stabilized, which takes
1 ms. The input clock and PLLCR[DIV] bits should be chosen in such a way that the output frequency of
the PLL (VCOCLK) is at least 50 MHz.
T abl e 3 -1 7 . P LL S e ttin gs
S YS CLKOUT (CLKIN)
P LLCR[DIV] VALUE
(1 ) (2 )
P LLS T S [DIVS EL] = 0 or 1
(3 )
P LLS T S [DIVS EL] = 2 P LLS T S [DIVS EL] = 3
0000 (PLL bypass) OSCCLK/4 (Default)
(1)
OSCCLK/2 OSCCLK
0001 (OSCCLK * 1)/4 (OSCCLK * 1)/2 (OSCCLK * 1)/1
(1) The PLL control register (PLLCR) and PLL Status Register (PLLSTS) are reset to their default state by the XRS signal or a watchdog
reset only. A reset issued by the debugger or the missing clock detect logic has no effect.
(2) This register is EALLOW protected. See the TMS320x2802x/TMS320F2802xx Piccolo System Control and Interrupts Reference Guide
(literature number SPRUFN3) for more information.
(3) By default, PLLSTS[DIVSEL] is configured for /4. (The boot ROM changes this to /1.) PLLSTS[DIVSEL] must be 0 before writing to the
PLLCR and should be changed only after PLLSTS[PLLLOCKS] =1.
T abl e 3 -1 8 . CLKIN Divide Option s
P LLS T S [DIVS EL] CLKIN DIVIDE
0 /4
1 /4
2 /2
3 /1
TMS320F28020 TMS320F280200
T M S 3 2 0 F 2 8 0 2 1 , T M S 3 2 0 F 2 8 0 2 0 , T M S 3 2 0 F 2 8 0 2 0 0
The PLL-based clock module provides four modes of operation:
INT OS C1 (In te r n al Ze r o-pin Os cil l ator 1 ): This is the on-chip internal oscillator 1. This can provide
the clock for the Watchdog block, core and CPU-Timer 2
INT OS C2 (In te r n al Ze r o-pin Os cil l ator 2 ): This is the on-chip internal oscillator 2. This can provide
the clock for the Watchdog block, core and CPU-Timer 2. Both INTOSC1 and INTOSC2 can be
independently chosen for the Watchdog block, core and CPU-Timer 2.
Cr ys tal /Re s on ator Ope r ation : The on-chip (crystal) oscillator enables the use of an external
crystal/resonator attached to the device to provide the time base. The crystal/resonator is connected to
the X1/X2 pins. Some devices may not have the X1/X2 pins. See Table 2-2 for details.
Exte r n al Cl ock S our ce Ope r ation : If the on-chip (crystal) oscillator is not used, this mode allows it to
be bypassed. The device clocks are generated froman external clock source input on the XCLKIN pin.
Note that the XCLKIN is multiplexed with GPIO19 or GPIO38 pin. The XCLKIN input can be selected
as GPIO19 or GPIO38 via the XCLKINSEL bit in XCLK register. The CLKCTL[XCLKINOFF] bit
disables this clock input (forced low). If the clock source is not used or the respective pins are used as
GPIOs, the user should disable at boot time.
Before changing clock sources, ensure that the target clock is present. If a clock is not present, then that
clock source must be disabled (using the CLKCTL register) before switching clocks.
T abl e 3 -1 9. P os s ibl e P LL Con figur ation M ode s
CLKIN AND
P LL M ODE REM ARKS P LLS T S [DIVS EL]
S YS CLKOUT
Invoked by the user setting the PLLOFF bit in the PLLSTS register. The PLL block
is disabled in this mode. This can be useful to reduce systemnoise and for low 0, 1 OSCCLK/4
PLL Off power operation. The PLLCR register must first be set to 0x0000 (PLL Bypass) 2 OSCCLK/2
before entering this mode. The CPU clock (CLKIN) is derived directly fromthe 3 OSCCLK/1
input clock on either X1/X2, X1 or XCLKIN.
PLL Bypass is the default PLL configuration upon power-up or after an external
0, 1 OSCCLK/4
reset (XRS). This mode is selected when the PLLCR register is set to 0x0000 or
PLL Bypass 2 OSCCLK/2
while the PLL locks to a newfrequency after the PLLCR register has been
3 OSCCLK/1
modified. In this mode, the PLL itself is bypassed but the PLL is not turned off.
0, 1 OSCCLK * n/4
Achieved by writing a non-zero value n into the PLLCR register. Upon writing to the
PLL Enable 2 OSCCLK * n/2
PLLCR the device will switch to PLL Bypass mode until the PLL locks.
3 OSCCLK * n/1
3.7.4 Loss of Input Clock (NMI Watchdog Function)
The 2802x devices may be clocked from either one of the internal zero-pin oscillators
(INTOSC1/INTOSC2), the on-chip crystal oscillator, or from an external clock input. Regardless of the
clock source, in PLL-enabled and PLL-bypass mode, if the input clock to the PLL vanishes, the PLL will
issue a limp-mode clock at its output. This limp-mode clock continues to clock the CPU and peripherals at
a typical frequency of 15 MHz.
When the limp mode is activated, a CLOCKFAIL signal is generated that is latched as an NMI interrupt.
Depending on how the NMIRESETSEL bit has been configured, a reset to the device can be fired
immediately or the NMI watchdog counter can issue a reset when it overflows. In addition to this, the
Missing Clock Status (MCLKSTS) bit is set. The NMI interrupt could be used by the application to detect
the input clock failure and initiate necessary corrective action such as switching over to an alternative
clock source (if available) or initiate a shut-down procedure for the system.
If the software does not respond to the clock-fail condition, the NMI watchdog triggers a reset after a
preprogrammed time interval. Figure 3-13 shows the interrupt mechanisms involved.
TMS320F28020 TMS320F280200
NMIFLG[NMINT]
1
0
Generate
Interrupt
Pulse
When
Input = 1
NMINT
Latch
Clear
Set
Clear
NMIFLGCLR[NMINT]
XRS
0
NMICFG[CLOCKFAIL]
Latch
Clear
Set
Clear
XRS
NMIFLG[CLOCKFAIL]
NMI Watchdog
SYSCLKOUT
SYSRS
NMIRS
NMIWDPRD[15:0]
NMIWDCNT[15:0]
NMIFLGCLR[CLOCKFAIL]
SYNC?
NMIFLGFRC[CLOCKFAIL]
SYSCLKOUT
See System
Control Section
CLOCKFAIL
T M S 3 2 0 F 2 8 0 2 1 , T M S 3 2 0 F 2 8 0 2 0 , T M S 3 2 0 F 2 8 0 2 0 0
F igur e 3 -1 3 . NM I-watchdog
3.7.5 CPU-Watchdog Module
The CPU-watchdog module on the 2802x device is similar to the one used on the 281x/280x/283xx
devices. This module generates an output pulse, 512 oscillator clocks wide (OSCCLK), whenever the 8-bit
watchdog up counter has reached its maximumvalue. To prevent this, the user must disable the counter
or the software must periodically write a 0x55 +0xAA sequence into the watchdog key register that resets
the watchdog counter. Figure 3-14 shows the various functional blocks within the watchdog module.
Normally, when the input clocks are present, the CPU-watchdog counter decrements to initiate a CPU-
watchdog reset or WDINT interrupt. However, when the external input clock fails, the CPU-watchdog
counter stops decrementing (that is, the watchdog counter does not change with the limp-mode clock).
NOT E
The CPU-watchdog is different from the NMI watchdog. It is the legacy watchdog that is
present in all 28x devices.
NOT E
Applications in which the correct CPU operating frequency is absolutely critical should
implement a mechanismby which the MCU will be held in reset, should the input clocks ever
fail. For example, an R-C circuit may be used to trigger the XRS pin of the MCU, should the
capacitor ever get fully charged. An I/O pin may be used to discharge the capacitor on a
periodic basis to prevent it from getting fully charged. Such a circuit would also help in
detecting failure of the flash memory.
TMS320F28020 TMS320F280200
/512
WDCLK
WDCR (WDPS[2:0])
WDCLK
WDCNTR(7:0)
WDKEY(7:0)
Good Key
1 0 1
WDCR (WDCHK[2:0])
Bad
WDCHK
Key
WDCR (WDDIS)
Clear Counter
SCSR (WDENINT)
Watchdog
Prescaler
Generate
Output Pulse
(512 OSCCLKs)
8-Bit
Watchdog
Counter
CLR
WDRST
WDINT
Watchdog
55 + AA
Key Detector
XRS
Core-reset
WDRST
(A)
Internal
Pullup
T M S 3 2 0 F 2 8 0 2 1 , T M S 3 2 0 F 2 8 0 2 0 , T M S 3 2 0 F 2 8 0 2 0 0
A. The WDRST signal is driven lowfor 512 OSCCLK cycles.
F igur e 3 -1 4. CP U-watchdog M odul e
The WDINT signal enables the watchdog to be used as a wakeup fromIDLE/STANDBY mode.
In STANDBY mode, all peripherals are turned off on the device. The only peripheral that remains
functional is the CPU-watchdog. This module will run off OSCCLK. The WDINT signal is fed to the LPM
block so that it can wake the device from STANDBY (if enabled). See Section 3.8, Low-power Modes
Block, for more details.
In IDLE mode, the WDINT signal can generate an interrupt to the CPU, via the PIE, to take the CPU out of
IDLE mode.
In HALT mode, the CPU-watchdog can be used to wake up the device through a device reset.
TMS320F28020 TMS320F280200
T M S 3 2 0 F 2 8 0 2 1 , T M S 3 2 0 F 2 8 0 2 0 , T M S 3 2 0 F 2 8 0 2 0 0
3 .8 Low-powe r M ode s Bl ock
Table 3-20 summarizes the various modes.
T abl e 3 -2 0 . Low-powe r M ode s
M ODE LP M CR0 (1 :0 ) OS CCLK CLKIN S YS CLKOUT EXIT
(1 )
XRS, CPU-watchdog interrupt, any
IDLE 00 On On On
enabled interrupt
On XRS, CPU-watchdog interrupt, GPIO
STANDBY 01 Off Off
(CPU-watchdog still running) Port A signal, debugger
(2)
Off
(on-chip crystal oscillator and
XRS, GPIO Port A signal, debugger
(2)
,
HALT
(3)
1X PLL turned off, zero-pin oscillator Off Off
CPU-watchdog
and CPU-watchdog state
dependent on user code.)
(1) The Exit column lists which signals or under what conditions the lowpower mode is exited. A lowsignal, on any of the signals, exits the
lowpower condition. This signal must be kept lowlong enough for an interrupt to be recognized by the device. Otherwise, the low-power
mode will not be exited and the device will go back into the indicated lowpower mode.
(2) The J TAG port can still function even if the CPU clock (CLKIN) is turned off.
(3) The WDCLK must be active for the device to go into HALT mode.
The various low-power modes operate as follows:
IDLE Mode: This mode is exited by any enabled interrupt that is recognized by the
processor. The LPM block performs no tasks during this mode as long as
the LPMCR0(LPM) bits are set to 0,0.
STANDBY Mode: Any GPIO port A signal (GPIO[31:0]) can wake the device fromSTANDBY
mode. The user must select which signal(s) will wake the device in the
GPIOLPMSEL register. The selected signal(s) are also qualified by the
OSCCLK before waking the device. The number of OSCCLKs is specified in
the LPMCR0 register.
HALT Mode: CPU-watchdog, XRS, and any GPIO port A signal (GPIO[31:0]) can wake
the device fromHALT mode. The user selects the signal in the
GPIOLPMSEL register.
NOT E
The low-power modes do not affect the state of the output pins (PWM pins included). They
will be in whatever state the code left themin when the IDLE instruction was executed. See
the TMS320x2802x/TMS320F2802xx Piccolo System Control and Interrupts Reference
Guide (literature number SPRUFN3) for more details.
TMS320F28020 TMS320F280200
38-Pin 48-Pin
VDDA VDDA
VREFLO
Tied To
VSSA
VREFLO
Tied To
VSSA
VREFHI
Tied To
A0
VREFHI
Tied To
A0
A1
A2 A2
A3
A4 A4
A6 A6
A7
B1
B2 B2
B3
B4 B4
B6 B6
B7
(3.3 V) VDDA
(Agnd) VSSA
VREFLO
Diff
Interface Reference
Comp1
VREFHI
A0
B0
AIO2
AIO10
A1
B1
10-Bit
DAC
A2
B2
COMP1OUT
A3
B3
Comp2
(See Note A)
AIO4
AIO12
10-Bit
DAC
A4
B4
COMP2OUT
ADC
B5
AIO6
AIO14
A6
B6
A7
B7
S
i
m
u
l
t
a
n
e
o
u
s

S
a
m
p
l
i
n
g

C
h
a
n
n
e
l
s
Signal Pinout
A5
Temperature Sensor
T M S 3 2 0 F 2 8 0 2 1 , T M S 3 2 0 F 2 8 0 2 0 , T M S 3 2 0 F 2 8 0 2 0 0
4 P e r iphe r al s
4.1 An al og Bl ock
A 12-bit ADC core is implemented that has different timings than the 12-bit ADC used on F280x/F2833x.
The ADC wrapper is modified to incorporate the newtimings and also other enhancements to improve the
timing control of start of conversions. Figure 4-1 shows the interaction of the analog module with the rest
of the F2802x system.
A. Comparator 2 is only available on the 48-pin PT package.
F igur e 4-1 . An al og P in Con figur ation s
48 Peripherals Copyright 20082013, Texas Instruments Incorporated
TMS320F28020 TMS320F280200
0, Value Digital = V 0 input when
V V
V
Voltage Analog Input
4096 Value Digital
REFLO REFHI
REFLO
-
-
=
V
input V 0 when
REFHI
< <
4095, Value Digital =
V
input when
REFHI
0, Value Digital = V 0 input when

3.3
V
Voltage Analog Input
4096 Value Digital
REFLO
-
= V 3.3 input V 0 when < <
4095, Value Digital = V 3.3 input when
T M S 3 2 0 F 2 8 0 2 1 , T M S 3 2 0 F 2 8 0 2 0 , T M S 3 2 0 F 2 8 0 2 0 0
4.1.1 ADC
4.1 .1 .1 F e atur e s
The core of the ADC contains a single 12-bit converter fed by two sample-and-hold circuits. The sample-
and-hold circuits can be sampled simultaneously or sequentially. These, in turn, are fed by a total of up to
13 analog input channels. The converter can be configured to run with an internal bandgap reference to
create true-voltage based conversions or with a pair of external voltage references (V
REFHI
/V
REFLO
) to
create ratiometric-based conversions.
Contrary to previous ADC types, this ADC is not sequencer-based. It is easy for the user to create a
series of conversions froma single trigger. However, the basic principle of operation is centered around
the configurations of individual conversions, called SOCs, or Start-Of-Conversions.
Functions of the ADC module include:
12-bit ADC core with built-in dual sample-and-hold (S/H)
Simultaneous sampling or sequential sampling modes
Full range analog input: 0 V to 3.3 V fixed, or V
REFHI
/V
REFLO
ratiometric. The digital value of the input
analog voltage is derived by:
Internal Reference (V
REFLO
=V
SSA
. V
REFHI
must not exceed V
DDA
when using either internal or
external reference modes.)
External Reference (V
REFHI
/V
REFLO
connected to external references. V
REFHI
must not exceed V
DDA
when using either internal or external reference modes.)
Up to 16-channel, multiplexed inputs
16 SOCs, configurable for trigger, sample window, and channel
16 result registers (individually addressable) to store conversion values
Multiple trigger sources
S/W software immediate start
ePWM 14
GPIO XINT2
CPU Timers 0/1/2
ADCINT1/2
9 flexible PIE interrupts, can configure interrupt request after any conversion
Copyright 20082013, Texas Instruments Incorporated Peripherals 49
TMS320F28020 TMS320F280200
T M S 3 2 0 F 2 8 0 2 1 , T M S 3 2 0 F 2 8 0 2 0 , T M S 3 2 0 F 2 8 0 2 0 0
T abl e 4-1 . ADC Con figur ation an d Con tr ol Re gis te r s
S IZE EALLOW
REGIS T ER NAM E ADDRES S DES CRIP T ION
(x1 6 ) P ROT ECT ED
ADCCTL1 0x7100 1 Yes Control 1 Register
ADCCTL2 0x7101 1 Yes Control 2 Register
ADCINTFLG 0x7104 1 No Interrupt Flag Register
ADCINTFLGCLR 0x7105 1 No Interrupt Flag Clear Register
ADCINTOVF 0x7106 1 No Interrupt OverflowRegister
ADCINTOVFCLR 0x7107 1 No Interrupt OverflowClear Register
INTSEL1N2 0x7108 1 Yes Interrupt 1 and 2 Selection Register
INTSEL3N4 0x7109 1 Yes Interrupt 3 and 4 Selection Register
INTSEL5N6 0x710A 1 Yes Interrupt 5 and 6 Selection Register
INTSEL7N8 0x710B 1 Yes Interrupt 7 and 8 Selection Register
INTSEL9N10 0x710C 1 Yes Interrupt 9 Selection Register (reserved Interrupt 10 Selection)
SOCPRICTL 0x7110 1 Yes SOC Priority Control Register
ADCSAMPLEMODE 0x7112 1 Yes Sampling Mode Register
ADCINTSOCSEL1 0x7114 1 Yes Interrupt SOC Selection 1 Register (for 8 channels)
ADCINTSOCSEL2 0x7115 1 Yes Interrupt SOC Selection 2 Register (for 8 channels)
ADCSOCFLG1 0x7118 1 No SOC Flag 1 Register (for 16 channels)
ADCSOCFRC1 0x711A 1 No SOC Force 1 Register (for 16 channels)
ADCSOCOVF1 0x711C 1 No SOC Overflow1 Register (for 16 channels)
ADCSOCOVFCLR1 0x711E 1 No SOC OverflowClear 1 Register (for 16 channels)
ADCSOC0CTL to 0x7120 1 Yes SOC0 Control Register to SOC15 Control Register
ADCSOC15CTL 0x712F
ADCREFTRIM 0x7140 1 Yes Reference TrimRegister
ADCOFFTRIM 0x7141 1 Yes Offset TrimRegister
COMPHYSTCTL 0x714C 1 Yes Comparator Hysteresis Control Register
ADCREV 0x714F 1 No Revision Register
T abl e 4-2 . ADC Re s ul t Re gis te r s (M appe d to P F 0 )
S IZE EALLOW
REGIS T ER NAM E ADDRES S DES CRIP T ION
ADCRESULT0 to 0xB00 1 No ADC Result 0 Register to ADC Result 15 Register
ADCRESULT15 0xB0F
TMS320F28020 TMS320F280200
PF0 (CPU)
PF2 (CPU)
SYSCLKOUT
ADCENCLK
AIO
MUX
ADC
Channels
ADC
Core
12-Bit
0-Wait
Result
Registers
ADCINT 1
ADCINT 9
ADCTRIG 1
TINT 0
PIE
CPUTIMER 0
ADCTRIG 2
TINT 1
CPUTIMER 1
ADCTRIG 3
TINT 2
CPUTIMER 2
ADCTRIG 4
XINT 2SOC
XINT 2
ADCTRIG 5
SOCA 1
ePWM 1
ADCTRIG 6
SOCB 1
ADCTRIG 7
SOCA 2
ePWM 2
ADCTRIG 8
SOCB 2
ADCTRIG 9
SOCA 3
ePWM 3
ADCTRIG 10
SOCB 3
ADCTRIG 11
SOCA 4
ePWM 4
ADCTRIG 12
SOCB 4
T M S 3 2 0 F 2 8 0 2 1 , T M S 3 2 0 F 2 8 0 2 0 , T M S 3 2 0 F 2 8 0 2 0 0
F igur e 4-2 . ADC Con n e ction s
ADC Connections if the ADC is Not Used
It is recommended that the connections for the analog power pins be kept, even if the ADC is not used.
Following is a summary of how the ADC pins should be connected, if the ADC is not used in an
application:
V
DDA
Connect to V
DDIO
V
SSA
Connect to V
SS
V
REFLO
Connect to V
SS
ADCINAn, ADCINBn, V
REFHI
Connect to V
SSA
When the ADC module is used in an application, unused ADC input pins should be connected to analog
ground (V
SSA
).
NOT E: Unused ADCIN pins that are multiplexed with AIO function should not be directly connected to
analog ground. They should be grounded through a 1-k resistor. This is to prevent an errant code from
configuring these pins as AIO outputs and driving grounded pins to a logic-high state.
When the ADC is not used, be sure that the clock to the ADC module is not turned on to realize power
savings.
TMS320F28020 TMS320F280200
To COMPy A or B input
To ADC Channel X
1
0
AIOx Pin
AIOxIN
AIOxINE
SYNC
SYSCLK
Logic implemented in GPIO MUX block
AIODAT Reg
(Read)
AIODAT Reg
(Latch)
AIOSET,
AIOCLEAR,
AIOTOGGLE
Regs
AIOMUX 1 Reg
1
0
A
I
O
x
D
I
R
(
1

=

I
n
p
u
t
,
0

=

O
u
t
p
u
t
)
(0 = Input, 1 = Output)
AIODIR Reg
(Latch)
0
T M S 3 2 0 F 2 8 0 2 1 , T M S 3 2 0 F 2 8 0 2 0 , T M S 3 2 0 F 2 8 0 2 0 0
4.1.2 ADC MUX
F igur e 4-3 . AIOx P in M ul tipl e xin g
The ADC channel and Comparator functions are always available. The digital I/O function is available only
when the respective bit in the AIOMUX1 register is 0. In this mode, reading the AIODAT register reflects
the actual pin state.
The digital I/O function is disabled when the respective bit in the AIOMUX1 register is 1. In this mode,
reading the AIODAT register reflects the output latch of the AIODAT register and the input digital I/O buffer
is disabled to prevent analog signals fromgenerating noise.
On reset, the digital function is disabled. If the pin is used as an analog input, users should keep the AIO
function disabled for that pin.
TMS320F28020 TMS320F280200
AIO
MUX
COMP x A
COMP x B
COMP x
+
DAC x
Wrapper
DAC
Core
10-Bit
+
-
COMP
COMPxOUT
GPIO
MUX
TZ1/2/3
ePWM
T M S 3 2 0 F 2 8 0 2 1 , T M S 3 2 0 F 2 8 0 2 0 , T M S 3 2 0 F 2 8 0 2 0 0
4.1.3 Comparator Block
Figure 4-4 shows the interaction of the Comparator modules with the rest of the system.
F igur e 4-4. Compar ator Bl ock Diagr am
T abl e 4-3 . Compar ator Con tr ol Re gis te r s
COM P 1 COM P 2 S IZE EALLOW
REGIS T ER NAM E DES CRIP T ION
ADDRES S ADDRES S
(1 )
COMPCTL 0x6400 0x6420 1 Yes Comparator Control Register
COMPSTS 0x6402 0x6422 1 No Comparator Status Register
DACCTL 0x6404 0x6424 1 Yes DAC Control Register
DACVAL 0x6406 0x6426 1 No DAC Value Register
RAMPMAXREF_ACTIVE 0x6408 0x6428 1 No Ramp Generator Maximum
Reference (Active) Register
RAMPMAXREF_SHDW 0x640A 0x642A 1 No Ramp Generator Maximum
Reference (Shadow) Register
RAMPDECVAL_ACTIVE 0x640C 0x642C 1 No Ramp Generator Decrement Value
(Active) Register
RAMPDECVAL_SHDW 0x640E 0x642E 1 No Ramp Generator Decrement Value
(Shadow) Register
RAMPSTS 0x6410 0x6430 1 No Ramp Generator Status Register
(1) Comparator 2 is only available on the 48-pin PT package.
TMS320F28020 TMS320F280200
1) (SPIBRR
LSPCLK
rate Baud
+
= 127 to 3 SPIBRR when =
4
LSPCLK
rate Baud = 2 1, 0, SPIBRR when =
T M S 3 2 0 F 2 8 0 2 1 , T M S 3 2 0 F 2 8 0 2 0 , T M S 3 2 0 F 2 8 0 2 0 0
4.2 S e r ial P e r iphe r al In te r face (S P I) M odul e
The device includes the four-pin serial peripheral interface (SPI) module. One SPI module (SPI-A) is
available. The SPI is a high-speed, synchronous serial I/O port that allows a serial bit stream of
programmed length (one to sixteen bits) to be shifted into and out of the device at a programmable bit-
transfer rate. Normally, the SPI is used for communications between the MCU and external peripherals or
another processor. Typical applications include external I/O or peripheral expansion through devices such
as shift registers, display drivers, and ADCs. Multidevice communications are supported by the
master/slave operation of the SPI.
The SPI module features include:
Four external pins:
SPISOMI: SPI slave-output/master-input pin
SPISIMO: SPI slave-input/master-output pin
SPISTE: SPI slave transmit-enable pin
SPICLK: SPI serial-clock pin
NOT E: All four pins can be used as GPIO if the SPI module is not used.
Two operational modes: master and slave
Baud rate: 125 different programmable rates.
Data word length: one to sixteen data bits
Four clocking schemes (controlled by clock polarity and clock phase bits) include:
Falling edge without phase delay: SPICLK active-high. SPI transmits data on the falling edge of the
SPICLK signal and receives data on the rising edge of the SPICLK signal.
Falling edge with phase delay: SPICLK active-high. SPI transmits data one half-cycle ahead of the
falling edge of the SPICLK signal and receives data on the falling edge of the SPICLK signal.
Rising edge without phase delay: SPICLK inactive-low. SPI transmits data on the rising edge of the
SPICLK signal and receives data on the falling edge of the SPICLK signal.
Rising edge with phase delay: SPICLK inactive-low. SPI transmits data one half-cycle ahead of the
falling edge of the SPICLK signal and receives data on the rising edge of the SPICLK signal.
Simultaneous receive and transmit operation (transmit function can be disabled in software)
Transmitter and receiver operations are accomplished through either interrupt-driven or polled
algorithms.
Nine SPI module control registers: Located in control register frame beginning at address 7040h.
NOT E
All registers in this module are 16-bit registers that are connected to Peripheral Frame 2.
When a register is accessed, the register data is in the lower byte (70), and the upper byte
(158) is read as zeros. Writing to the upper byte has no effect.
Enhanced feature:
4-level transmit/receive FIFO
Delayed transmit control
Bi-directional 3 wire SPI mode support
TMS320F28020 TMS320F280200
T M S 3 2 0 F 2 8 0 2 1 , T M S 3 2 0 F 2 8 0 2 0 , T M S 3 2 0 F 2 8 0 2 0 0
The SPI port operation is configured and controlled by the registers listed in Table 4-4.
T abl e 4-4. S P I-A Re gis te r s
NAM E ADDRES S S IZE (x1 6 ) EALLOW P ROT ECT ED DES CRIP T ION
(1 )
SPICCR 0x7040 1 No SPI-A Configuration Control Register
SPICTL 0x7041 1 No SPI-A Operation Control Register
SPISTS 0x7042 1 No SPI-A Status Register
SPIBRR 0x7044 1 No SPI-A Baud Rate Register
SPIRXEMU 0x7046 1 No SPI-A Receive Emulation Buffer Register
SPIRXBUF 0x7047 1 No SPI-A Serial Input Buffer Register
SPITXBUF 0x7048 1 No SPI-A Serial Output Buffer Register
SPIDAT 0x7049 1 No SPI-A Serial Data Register
SPIFFTX 0x704A 1 No SPI-A FIFO Transmit Register
SPIFFRX 0x704B 1 No SPI-A FIFO Receive Register
SPIFFCT 0x704C 1 No SPI-A FIFO Control Register
SPIPRI 0x704F 1 No SPI-A Priority Control Register
(1) Registers in this table are mapped to Peripheral Frame 2. This space only allows 16-bit accesses. 32-bit accesses produce undefined
results.
TMS320F28020 TMS320F280200
S
SPICTL.0
SPI INT FLAG
SPI INT
ENA
SPISTS.6
S
Clock
Polarity
Talk
LSPCLK
SPI Bit Rate
State Control
SPIRXBUF
Buffer Register
Clock
Phase
Receiver
Overrun Flag
SPICTL.4
Overrun
INT ENA
SPICCR.3 - 0
SPIBRR.6 - 0 SPICCR.6 SPICTL.3
SPIDAT.15 - 0
SPICTL.1
M
S
M
Master/Slave
SPISTS.7
SPIDAT
Data Register
M
S
SPICTL.2
SPI Char
SPISIMO
SPISOMI
SPICLK
SW2
S
M
M
S
SW3
To CPU
M
SW1
SPITXBUF
Buffer Register
RX FIFO _0
RX FIFO _1
-----
RX FIFO _3
TX FIFO Registers
TX FIFO _0
TX FIFO _1
-----
TX FIFO _3
RX FIFO Registers
16
16
16
TX Interrupt
Logic
RX Interrupt
Logic
SPIINT
SPITX
SPIFFOVF
FLAG
SPIFFRX.15
TX FIFO Interrupt
RX FIFO Interrupt
SPIRXBUF
SPITXBUF
SPIFFTX.14
SPIFFENA
SPISTE
16
0 1 2 3
0 1 2 3 4 5 6
TW
SPIPRI.0
TW
TW
TRIWIRE
T M S 3 2 0 F 2 8 0 2 1 , T M S 3 2 0 F 2 8 0 2 0 , T M S 3 2 0 F 2 8 0 2 0 0
Figure 4-5 is a block diagramof the SPI in slave mode.
A. SPISTE is driven lowby the master for a slave device.
F igur e 4-5. S P I M odul e Bl ock Diagr am (S l ave M ode )
TMS320F28020 TMS320F280200
8 * 1) (BRR
LSPCLK
rate Baud
+
=
0 BRR when
16
LSPCLK
rate Baud = 0 BRR when =
T M S 3 2 0 F 2 8 0 2 1 , T M S 3 2 0 F 2 8 0 2 0 , T M S 3 2 0 F 2 8 0 2 0 0
4.3 S e r ial Commun ication s In te r face (S CI) M odul e
The devices include one serial communications interface (SCI) module (SCI-A). The SCI module supports
digital communications between the CPU and other asynchronous peripherals that use the standard non-
return-to-zero (NRZ) format. The SCI receiver and transmitter are double-buffered, and each has its own
separate enable and interrupt bits. Both can be operated independently or simultaneously in the full-
duplex mode. To ensure data integrity, the SCI checks received data for break detection, parity, overrun,
and framing errors. The bit rate is programmable to over 65000 different speeds through a 16-bit baud-
select register.
Features of each SCI module include:
Two external pins:
SCITXD: SCI transmit-output pin
SCIRXD: SCI receive-input pin
NOT E: Both pins can be used as GPIO if not used for SCI.
Baud rate programmable to 64K different rates:
Data-word format
One start bit
Data-word length programmable fromone to eight bits
Optional even/odd/no parity bit
One or two stop bits
Four error-detection flags: parity, overrun, framing, and break detection
Two wake-up multiprocessor modes: idle-line and address bit
Half- or full-duplex operation
Double-buffered receive and transmit functions
Transmitter and receiver operations can be accomplished through interrupt-driven or polled algorithms
with status flags.
Transmitter: TXRDY flag (transmitter-buffer register is ready to receive another character) and TX
EMPTY flag (transmitter-shift register is empty)
Receiver: RXRDY flag (receiver-buffer register is ready to receive another character), BRKDT flag
(break condition occurred), and RX ERROR flag (monitoring four interrupt conditions)
Separate enable bits for transmitter and receiver interrupts (except BRKDT)
NRZ (non-return-to-zero) format
NOT E
All registers in this module are 8-bit registers that are connected to Peripheral Frame 2.
When a register is accessed, the register data is in the lower byte (70), and the upper byte
(158) is read as zeros. Writing to the upper byte has no effect.
Enhanced features:
Auto baud-detect hardware logic
4-level transmit/receive FIFO
TMS320F28020 TMS320F280200
T M S 3 2 0 F 2 8 0 2 1 , T M S 3 2 0 F 2 8 0 2 0 , T M S 3 2 0 F 2 8 0 2 0 0
The SCI port operation is configured and controlled by the registers listed in Table 4-5.
T abl e 4-5. S CI-A Re gis te r s
(1 )
EALLOW
P ROT ECT ED
SCICCRA 0x7050 1 No SCI-A Communications Control Register
SCICTL1A 0x7051 1 No SCI-A Control Register 1
SCIHBAUDA 0x7052 1 No SCI-A Baud Register, High Bits
SCILBAUDA 0x7053 1 No SCI-A Baud Register, LowBits
SCICTL2A 0x7054 1 No SCI-A Control Register 2
SCIRXSTA 0x7055 1 No SCI-A Receive Status Register
SCIRXEMUA 0x7056 1 No SCI-A Receive Emulation Data Buffer Register
SCIRXBUFA 0x7057 1 No SCI-A Receive Data Buffer Register
SCITXBUFA 0x7059 1 No SCI-A Transmit Data Buffer Register
SCIFFTXA
(2)
0x705A 1 No SCI-A FIFO Transmit Register
SCIFFRXA
(2)
0x705B 1 No SCI-A FIFO Receive Register
SCIFFCTA
(2)
0x705C 1 No SCI-A FIFO Control Register
SCIPRIA 0x705F 1 No SCI-A Priority Control Register
(1) Registers in this table are mapped to Peripheral Frame 2 space. This space only allows 16-bit accesses. 32-bit accesses produce
undefined results.
(2) These registers are newregisters for the FIFO mode.
TMS320F28020 TMS320F280200
TX FIFO _0
LSPCLK
WUT
Frame Format and Mode
Even/Odd Enable
Parity
SCI RX Interrupt select logic
BRKDT
RXRDY
SCIRXST.6
SCICTL1.3
8
SCICTL2.1
RX/BK INT ENA
SCIRXD
SCIRXST.1
TXENA
SCI TX Interrupt select logic
TX EMPTY
TXRDY
SCICTL2.0
TX INT ENA
SCITXD
RXENA
SCIRXD
RXWAKE
SCICTL1.6
RX ERR INT ENA
TXWAKE
SCITXD
SCICCR.6 SCICCR.5
SCITXBUF.7-0
SCIHBAUD. 15 - 8
Baud Rate
MSbyte
Register
SCILBAUD. 7 - 0
Transmitter-Data
Buffer Register
8
SCICTL2.6
SCICTL2.7
Baud Rate
LSbyte
Register
RXSHF
Register
TXSHF
Register
SCIRXST.5
1 TX FIFO _1
-----
TX FIFO _3
8
TX FIFO registers
TX FIFO
TX Interrupt
Logic
TXINT
SCIFFTX.14
RX FIFO _3
SCIRXBUF.7-0
Receive Data
Buffer register
SCIRXBUF.7-0
-----
RX FIFO_1
RX FIFO _0
8
RX FIFO registers
SCICTL1.0
RX Interrupt
Logic
RXINT
RX FIFO
SCIFFRX.15
RXFFOVF
RX Error
SCIRXST.7
PE FE OE
RX Error
SCIRXST.4 - 2
To CPU
To CPU
AutoBaud Detect logic
SCICTL1.1
SCIFFENA
Interrupts
Interrupts
T M S 3 2 0 F 2 8 0 2 1 , T M S 3 2 0 F 2 8 0 2 0 , T M S 3 2 0 F 2 8 0 2 0 0
Figure 4-6 shows the SCI module block diagram.
F igur e 4-6 . S e r ial Commun ication s In te r face (S CI) M odul e Bl ock Diagr am
TMS320F28020 TMS320F280200
T M S 3 2 0 F 2 8 0 2 1 , T M S 3 2 0 F 2 8 0 2 0 , T M S 3 2 0 F 2 8 0 2 0 0
4.4 In te r -In te gr ate d Cir cuit (I
2
C)
The device contains one I
2
C Serial Port. Figure 4-7 shows howthe I
2
C peripheral module interfaces within
the device.
The I
2
C module has the following features:
Compliance with the Philips Semiconductors I
2
C-bus specification (version 2.1):
Support for 1-bit to 8-bit format transfers
7-bit and 10-bit addressing modes
General call
START byte mode
Support for multiple master-transmitters and slave-receivers
Support for multiple slave-transmitters and master-receivers
Combined master transmit/receive and receive/transmit mode
Data transfer rate of from10 kbps up to 400 kbps (I
2
C Fast-mode rate)
One 4-word receive FIFO and one 4-word transmit FIFO
One interrupt that can be used by the CPU. This interrupt can be generated as a result of one of the
following conditions:
Transmit-data ready
Receive-data ready
Register-access ready
No-acknowledgment received
Arbitration lost
Stop condition detected
Addressed as slave
An additional interrupt that can be used by the CPU when in FIFO mode
Module enable/disable capability
Free data format mode
TMS320F28020 TMS320F280200
I2CXSR
I2CDXR
I2CRSR I2CDRR
Clock
Synchronizer
Prescaler
Noise Filters
Arbitrator
I2C INT
Peripheral Bus
Interrupt to
CPU/PIE
SDA
SCL
Control/Status
Registers
CPU
I C Module
2
TX FIFO
RX FIFO
FIFO Interrupt to
CPU/PIE
T M S 3 2 0 F 2 8 0 2 1 , T M S 3 2 0 F 2 8 0 2 0 , T M S 3 2 0 F 2 8 0 2 0 0
A. The I
2
C registers are accessed at the SYSCLKOUT rate. The internal timing and signal waveforms of the I
2
C port are
also at the SYSCLKOUT rate.
B. The clock enable bit (I2CAENCLK) in the PCLKCRO register turns off the clock to the I
2
C port for low power
operation. Upon reset, I2CAENCLK is clear, which indicates the peripheral internal clocks are off.
F igur e 4-7 . I
2
C P e r iphe r al M odul e In te r face s
The registers in Table 4-6 configure and control the I
2
C port operation.
T abl e 4-6 . I2 C-A Re gis te r s
EALLOW
NAM E ADDRES S DES CRIP T ION
P ROT ECT ED
I2COAR 0x7900 No I
2
C own address register
I2CIER 0x7901 No I
2
C interrupt enable register
I2CSTR 0x7902 No I
2
C status register
I2CCLKL 0x7903 No I
2
C clock low-time divider register
I2CCLKH 0x7904 No I
2
C clock high-time divider register
I2CCNT 0x7905 No I
2
C data count register
I2CDRR 0x7906 No I
2
C data receive register
I2CSAR 0x7907 No I
2
C slave address register
I2CDXR 0x7908 No I
2
C data transmit register
I2CMDR 0x7909 No I
2
C mode register
I2CISRC 0x790A No I
2
C interrupt source register
I2CPSC 0x790C No I
2
C prescaler register
I2CFFTX 0x7920 No I
2
C FIFO transmit register
I2CFFRX 0x7921 No I
2
C FIFO receive register
I2CRSR No I
2
C receive shift register (not accessible to the CPU)
I2CXSR No I
2
C transmit shift register (not accessible to the CPU)
TMS320F28020 TMS320F280200
EPWM1TZINT
PIE
EPWM1INT
EPWM2TZINT
EPWM2INT
EPWMxTZINT
EPWMxINT
COMPOUT1
COMPOUT2
COMP
SOCA1
ADC
SOCB1
SOCA2
SOCB2
SOCAx
SOCBx
EPWM1SYNCI
EPWM2SYNCI
EPWM1SYNCO
EPWM2SYNCO
ePWM1
Module
ePWM2
Module
EPWMxSYNCI
ePWMx
Module
TZ5
TZ6
TZ5
TZ6
TZ5
TZ6
TZ1 TZ3 to
CLOCKFAIL
EMUSTOP
CLOCKFAIL
EMUSTOP
EPWM1ENCLK
TBCLKSYNC
EPWM2ENCLK
TBCLKSYNC
EPWMxENCLK
TBCLKSYNC
CLOCKFAIL
EMUSTOP
EPWM1B
C28x CPU
System Control
TZ1 TZ3 to
TZ1 TZ3 to
EPWM2B
EPWM1SYNCO
eCAPI
H
R
P
W
M
EPWMxB
EPWMxA
EPWM2A
EPWM1A
G
P
I
O
M
U
X
ADCSOCBO
ADCSOCAO
Pulse Stretch
(32 SYSCLKOUT Cycles, Active-Low Output)
SOCA1
SOCA2
SPCAx
P
e
r
i
p
h
e
r
a
l

B
u
s
Pulse Stretch
(32 SYSCLKOUT Cycles, Active-Low Output)
SOCB1
SOCB2
SPCBx
EPWMSYNCI
T M S 3 2 0 F 2 8 0 2 1 , T M S 3 2 0 F 2 8 0 2 0 , T M S 3 2 0 F 2 8 0 2 0 0
4.5 En han ce d P WM M odul e s (e P WM 1 /2 /3 /4)
The devices contain up to four enhanced PWM Modules (ePWM). Figure 4-8 shows a block diagramof
multiple ePWM modules. Figure 4-9 shows the signal interconnections with the ePWM. See the
TMS320x2802x, 2803x Piccolo Enhanced Pulse Width Modulator (ePWM) Module Reference Guide
(literature number SPRUGE9) for more details.
Table 4-7 shows the complete ePWM register set per module.
F igur e 4-8 . e P WM
TMS320F28020 TMS320F280200
T M S 3 2 0 F 2 8 0 2 1 , T M S 3 2 0 F 2 8 0 2 0 , T M S 3 2 0 F 2 8 0 2 0 0
T abl e 4-7 . e P WM Con tr ol an d S tatus Re gis te r s
S IZE (x1 6 ) /
NAM E e P WM 1 e P WM 2 e P WM 3 e P WM 4 DES CRIP T ION
#S HADOW
TBCTL 0x6800 0x6840 0x6880 0x68C0 1 / 0 Time Base Control Register
TBSTS 0x6801 0x6841 0x6881 0x68C1 1 / 0 Time Base Status Register
TBPHSHR 0x6802 0x6842 0x6882 0x68C2 1 / 0 Time Base Phase HRPWM Register
TBPHS 0x6803 0x6843 0x6883 0x68C3 1 / 0 Time Base Phase Register
TBCTR 0x6804 0x6844 0x6884 0x68C4 1 / 0 Time Base Counter Register
TBPRD 0x6805 0x6845 0x6885 0x68C5 1 / 1 Time Base Period Register Set
TBPRDHR 0x6806 0x6846 0x6886 0x68C6 1 / 1 Time Base Period High Resolution Register
(1)
CMPCTL 0x6807 0x6847 0x6887 0x68C7 1 / 0 Counter Compare Control Register
CMPAHR 0x6808 0x6848 0x6888 0x68C8 1 / 1 Time Base Compare A HRPWM Register
CMPA 0x6809 0x6849 0x6889 0x68C9 1 / 1 Counter Compare A Register Set
CMPB 0x680A 0x684A 0x688A 0x68CA 1 / 1 Counter Compare B Register Set
AQCTLA 0x680B 0x684B 0x688B 0x68CB 1 / 0 Action Qualifier Control Register For Output A
AQCTLB 0x680C 0x684C 0x688C 0x68CC 1 / 0 Action Qualifier Control Register For Output B
AQSFRC 0x680D 0x684D 0x688D 0x68CD 1 / 0 Action Qualifier Software Force Register
AQCSFRC 0x680E 0x684E 0x688E 0x68CE 1 / 1 Action Qualifier Continuous S/W Force Register Set
DBCTL 0x680F 0x684F 0x688F 0x68CF 1 / 1 Dead-Band Generator Control Register
DBRED 0x6810 0x6850 0x6890 0x68D0 1 / 0 Dead-Band Generator Rising Edge Delay Count Register
DBFED 0x6811 0x6851 0x6891 0x68D1 1 / 0 Dead-Band Generator Falling Edge Delay Count Register
TZSEL 0x6812 0x6852 0x6892 0x68D2 1 / 0 Trip Zone Select Register
(1)
TZDCSEL 0x6813 0x6853 0x6893 0x98D3 1 / 0 Trip Zone Digital Compare Register
TZCTL 0x6814 0x6854 0x6894 0x68D4 1 / 0 Trip Zone Control Register
(1)
TZEINT 0x6815 0x6855 0x6895 0x68D5 1 / 0 Trip Zone Enable Interrupt Register
(1)
TZFLG 0x6816 0x6856 0x6896 0x68D6 1 / 0 Trip Zone Flag Register
(1)
TZCLR 0x6817 0x6857 0x6897 0x68D7 1 / 0 Trip Zone Clear Register
(1)
TZFRC 0x6818 0x6858 0x6898 0x68D8 1 / 0 Trip Zone Force Register
(1)
ETSEL 0x6819 0x6859 0x6899 0x68D9 1 / 0 Event Trigger Selection Register
ETPS 0x681A 0x685A 0x689A 0x68DA 1 / 0 Event Trigger Prescale Register
ETFLG 0x681B 0x685B 0x689B 0x68DB 1 / 0 Event Trigger Flag Register
ETCLR 0x681C 0x685C 0x689C 0x68DC 1 / 0 Event Trigger Clear Register
ETFRC 0x681D 0x685D 0x689D 0x68DD 1 / 0 Event Trigger Force Register
PCCTL 0x681E 0x685E 0x689E 0x68DE 1 / 0 PWM Chopper Control Register
HRCNFG 0x6820 0x6860 0x68A0 0x68E0 1 / 0 HRPWM Configuration Register
(1)
(1) Registers that are EALLOW protected.
TMS320F28020 TMS320F280200
T M S 3 2 0 F 2 8 0 2 1 , T M S 3 2 0 F 2 8 0 2 0 , T M S 3 2 0 F 2 8 0 2 0 0
T abl e 4-7 . e P WM Con tr ol an d S tatus Re gis te r s (con tin ue d)
S IZE (x1 6 ) /
NAM E e P WM 1 e P WM 2 e P WM 3 e P WM 4 DES CRIP T ION
#S HADOW
HRPWR 0x6821 - - - 1 / 0 HRPWM Power Register
HRMSTEP 0x6826 - - - 1 / 0 HRPWM MEP Step Register
HRPCTL 0x6828 0x6868 0x68A8 0x68E8 1 / 0 High resolution Period Control Register
(1)
TBPRDHRM 0x682A 0x686A 0x68AA 0x68EA 1 / W
(2)
Time Base Period HRPWM Register Mirror
TBPRDM 0x682B 0x686B 0x68AB 0x68EB 1 / W
(2)
Time Base Period Register Mirror
CMPAHRM 0x682C 0x686C 0x68AC 0x68EC 1 / W
(2)
Compare A HRPWM Register Mirror
CMPAM 0x682D 0x686D 0x68AD 0x68ED 1 / W
(2)
Compare A Register Mirror
DCTRIPSEL 0x6830 0x6870 0x68B0 0x68F0 1 / 0 Digital Compare Trip Select Register
(1)
DCACTL 0x6831 0x6871 0x68B1 0x68F1 1 / 0 Digital Compare A Control Register
(1)
DCBCTL 0x6832 0x6872 0x68B2 0x68F2 1 / 0 Digital Compare B Control Register
(1)
DCFCTL 0x6833 0x6873 0x68B3 0x68F3 1 / 0 Digital Compare Filter Control Register
(1)
DCCAPCT 0x6834 0x6874 0x68B4 0x68F4 1 / 0 Digital Compare Capture Control Register
(1)
DCFOFFSET 0x6835 0x6875 0x68B5 0x68F5 1 / 1 Digital Compare Filter Offset Register
DCFOFFSETCNT 0x6836 0x6876 0x68B6 0x68F6 1 / 0 Digital Compare Filter Offset Counter Register
DCFWINDOW 0x6837 0x6877 0x68B7 0x68F7 1 / 0 Digital Compare Filter WindowRegister
DCFWINDOWCNT 0x6838 0x6878 0x68B8 0x68F8 1 / 0 Digital Compare Filter WindowCounter Register
DCCAP 0x6839 0x6879 0x68B9 0x68F9 1 / 1 Digital Compare Counter Capture Register
(2) W=Write to shadowregister
TMS320F28020 TMS320F280200
TBPRD Shadow (24)
TBPRD Active (24)
Counter
Up/Down
(16 Bit)
TCBNT
Active (16)
TBCTL[PHSEN]
CTR=PRD
16
Phase
Control
8
CTR=ZERO
CTR_Dir
TBPHSHR (8)
TBPRDHR (8)
8
CTR=ZERO
CTR=CMPB
Disabled
TBCTL[SYNCOSEL]
EPWMxSYNCO
Time-Base (TB)
TBPHS Active (24)
Sync
In/Out
Select
Mux
CTR=PRD
CTR=ZERO
CTR=CMPA
CTR=CMPB
CTR_Dir
DCAEVT1.soc
(A)
DCBEVT1.soc
(A)
Event
Trigger
and
Interrupt
(ET)
EPWMxINT
EPWMxSOCA
EPWMxSOCB
EPWMxSOCA
EPWMxSOCB
ADC
Action
Qualifier
(AQ)
EPWMA
Dead
Band
(DB)
EPWMB
PWM
Chopper
(PC)
Trip
Zone
(TZ)
EPWMxA
EPWMxB
CTR=ZERO
EPWMxTZINT
TZ1 TZ3 to
EMUSTOP
CLOCKFAIL
DCAEVT1.force
(A)
DCAEVT2.force
(A)
DCBEVT1.force
(A)
DCBEVT2.force
(A)
CTR=CMPA
16
CMPAHR (8)
CTR=CMPB
16
CMPB Active (16)
CMPB Shadow (16)
High-resolution PWM (HRPWM)
CTR=PRD or ZERO
DCAEVT1.inter
DCBEVT1.inter
DCAEVT2.inter
DCBEVT2.inter
EPWMxSYNCI
TBCTL[SWFSYNC]
(Software Forced
Sync)
DCAEVT1.sync
DCBEVT1.sync
CMPAActive (24)
CMPA Shadow (24)
T M S 3 2 0 F 2 8 0 2 1 , T M S 3 2 0 F 2 8 0 2 0 , T M S 3 2 0 F 2 8 0 2 0 0
A. These events are generated by the Type 1 ePWM digital compare (DC) submodule based on the levels of
the COMPxOUT and TZ signals.
F igur e 4-9. e P WM S ub-M odul e s S howin g Cr itical In te r n al S ign al In te r con n e ction s
TMS320F28020 TMS320F280200
T M S 3 2 0 F 2 8 0 2 1 , T M S 3 2 0 F 2 8 0 2 0 , T M S 3 2 0 F 2 8 0 2 0 0
4.6 High-Re s ol ution P WM (HRP WM )
This module combines multiple delay lines in a single module and a simplified calibration systemby using
a dedicated calibration delay line. For each ePWM module there is one HR delay line.
The HRPWM module offers PWM resolution (time granularity) that is significantly better than what can be
achieved using conventionally derived digital PWM methods. The key points for the HRPWM module are:
Significantly extends the time resolution capabilities of conventionally derived digital PWM
This capability can be utilized in both single edge (duty cycle and phase-shift control) as well as dual
edge control for frequency/period modulation.
Finer time granularity control or edge positioning is controlled via extensions to the Compare A and
Phase registers of the ePWM module.
HRPWM capabilities, when available on a particular device, are offered only on the A signal path of an
ePWM module (that is, on the EPWMxA output). EPWMxB output has conventional PWM capabilities.
NOT E
The minimumSYSCLKOUT frequency allowed for HRPWM is 50 MHz.
NOT E
When dual-edge high-resolution is enabled (high-resolution period mode), the PWMxB output
is not available for use.
TMS320F28020 TMS320F280200
TSCTR
(counter32 bit)
RST
CAP1
(APRD active)
LD
CAP2
(ACMP active)
LD
CAP3
(APRD shadow)
LD
CAP4
(ACMP shadow)
LD
Continuous /
Oneshot
Capture Control
LD1
LD2
LD3
LD4
32
32
PRD [031]
CMP [031]
CTR [031]
eCAPx
Interrupt
Trigger
and
Flag
control
to PIE
CTR=CMP
32
32
32
32
32
ACMP
shadow
Event
Pre-scale
CTRPHS
(phase register32 bit)
SYNCOut
SYNCIn
Event
qualifier
Polarity
select
Polarity
select
Polarity
select
Polarity
select
CTR=PRD
CTR_OVF
4
PWM
compare
logic
CTR [031]
PRD [031]
CMP [031]
CTR=CMP
CTR=PRD
CTR_OVF
OVF
APWM mode
Deltamode
S
Y
N
C
4
Capture events
CEVT[1:4]
APRD
shadow
32
32
M
O
D
E

S
E
L
E
C
T
T M S 3 2 0 F 2 8 0 2 1 , T M S 3 2 0 F 2 8 0 2 0 , T M S 3 2 0 F 2 8 0 2 0 0
4.7 En han ce d Captur e M odul e (e CAP 1 )
The device contains an enhanced capture (eCAP) module. Figure 4-10 shows a functional block diagram
of a module.
F igur e 4-1 0 . e CAP F un ction al Bl ock Diagr am
The eCAP module is clocked at the SYSCLKOUT rate.
The clock enable bits (ECAP1 ENCLK) in the PCLKCR1 register turn off the eCAP module individually (for
lowpower operation). Upon reset, ECAP1ENCLK is set to low, indicating that the peripheral clock is off.
TMS320F28020 TMS320F280200
T M S 3 2 0 F 2 8 0 2 1 , T M S 3 2 0 F 2 8 0 2 0 , T M S 3 2 0 F 2 8 0 2 0 0
T abl e 4-8 . e CAP Con tr ol an d S tatus Re gis te r s
NAM E e CAP 1 S IZE (x1 6 ) EALLOW P ROT ECT ED DES CRIP T ION
TSCTR 0x6A00 2 Time-Stamp Counter
CTRPHS 0x6A02 2 Counter Phase Offset Value Register
CAP1 0x6A04 2 Capture 1 Register
CAP4 0x6A0A 2 Capture 4 Register
Reserved 0x6A0C 0x6A12 8 Reserved
ECCTL1 0x6A14 1 Capture Control Register 1
ECCTL2 0x6A15 1 Capture Control Register 2
ECEINT 0x6A16 1 Capture Interrupt Enable Register
ECFLG 0x6A17 1 Capture Interrupt Flag Register
ECCLR 0x6A18 1 Capture Interrupt Clear Register
ECFRC 0x6A19 1 Capture Interrupt Force Register
Reserved 0x6A1A 0x6A1F 6 Reserved
TMS320F28020 TMS320F280200
TRST
1
0
C28x
Core
TCK/GPIO38
TCK
XCLKIN
GPIO38_in
GPIO38_out
TDO
GPIO37_out
TDO/GPIO37
GPIO37_in
1
0
TMS
TMS/GPIO36
GPIO36_out
GPIO36_in
1
1
0
TDI
TDI/GPIO35
GPIO35_out
GPIO35_in
1
TRST
TRST
= 0: JTAG Disabled (GPIO Mode)
= 1: JTAG Mode
TRST
T M S 3 2 0 F 2 8 0 2 1 , T M S 3 2 0 F 2 8 0 2 0 , T M S 3 2 0 F 2 8 0 2 0 0
4.8 JT AG P or t
On the 2802x device, the J TAG port is reduced to 5 pins (TRST, TCK, TDI, TMS, TDO). TCK, TDI, TMS
and TDO pins are also GPIO pins. The TRST signal selects either J TAG or GPIO operating mode for the
pins in Figure 4-11. During emulation/debug, the GPIO function of these pins are not available. If the
GPIO38/TCK/XCLKIN pin is used to provide an external clock, an alternate clock source should be used
to clock the device during emulation/debug since this pin will be needed for the TCK function.
NOT E
In 2802x devices, the J TAG pins may also be used as GPIO pins. Care should be taken in
the board design to ensure that the circuitry connected to these pins do not affect the
emulation capabilities of the J TAG pin function. Any circuitry connected to these pins should
not prevent the emulator from driving (or being driven by) the J TAG pins for successful
debug.
F igur e 4-1 1 . JT AG/GP IO M ul tipl e xin g
TMS320F28020 TMS320F280200
T M S 3 2 0 F 2 8 0 2 1 , T M S 3 2 0 F 2 8 0 2 0 , T M S 3 2 0 F 2 8 0 2 0 0
4.9 GP IO M UX
The GPIO MUX can multiplex up to three independent peripheral signals on a single GPIO pin in addition
to providing individual pin bit-banging I/O capability.
The device supports 22 GPIO pins. The GPIO control and data registers are mapped to Peripheral
Frame 1 to enable 32-bit operations on the registers (along with 16-bit operations). Table 4-9 shows the
GPIO register mapping.
T abl e 4-9. GP IO Re gis te r s
GP IO CONT ROL REGIS T ERS (EALLOW P ROT ECT ED)
GPACTRL 0x6F80 2 GPIO A Control Register (GPIO0 to 31)
GPAQSEL1 0x6F82 2 GPIO A Qualifier Select 1 Register (GPIO0 to 15)
GPAQSEL2 0x6F84 2 GPIO A Qualifier Select 2 Register (GPIO16 to 31)
GPAMUX1 0x6F86 2 GPIO A MUX 1 Register (GPIO0 to 15)
GPAMUX2 0x6F88 2 GPIO A MUX 2 Register (GPIO16 to 31)
GPADIR 0x6F8A 2 GPIO A Direction Register (GPIO0 to 31)
GPAPUD 0x6F8C 2 GPIO A Pull Up Disable Register (GPIO0 to 31)
GPBCTRL 0x6F90 2 GPIO B Control Register (GPIO32 to 38)
GPBQSEL1 0x6F92 2 GPIO B Qualifier Select 1 Register (GPIO32 to 38)
GPBMUX1 0x6F96 2 GPIO B MUX 1 Register (GPIO32 to 38)
GPBDIR 0x6F9A 2 GPIO B Direction Register (GPIO32 to 38)
GPBPUD 0x6F9C 2 GPIO B Pull Up Disable Register (GPIO32 to 38)
AIOMUX1 0x6FB6 2 Analog, I/O mux 1 register (AIO0 to AIO15)
AIODIR 0x6FBA 2 Analog, I/O Direction Register (AIO0 to AIO15)
GP IO DAT A REGIS T ERS (NOT EALLOW P ROT ECT ED)
GPADAT 0x6FC0 2 GPIO A Data Register (GPIO0 to 31)
GPASET 0x6FC2 2 GPIO A Data Set Register (GPIO0 to 31)
GPACLEAR 0x6FC4 2 GPIO A Data Clear Register (GPIO0 to 31)
GPATOGGLE 0x6FC6 2 GPIO A Data Toggle Register (GPIO0 to 31)
GPBDAT 0x6FC8 2 GPIO B Data Register (GPIO32 to 38)
GPBSET 0x6FCA 2 GPIO B Data Set Register (GPIO32 to 38)
GPBCLEAR 0x6FCC 2 GPIO B Data Clear Register (GPIO32 to 38)
GPBTOGGLE 0x6FCE 2 GPIO B Data Toggle Register (GPIO32 to 38)
AIODAT 0x6FD8 2 Analog I/O Data Register (AIO0 to AIO15)
AIOSET 0x6FDA 2 Analog I/O Data Set Register (AIO0 to AIO15)
AIOCLEAR 0x6FDC 2 Analog I/O Data Clear Register (AIO0 to AIO15)
AIOTOGGLE 0x6FDE 2 Analog I/O Data Toggle Register (AIO0 to AIO15)
GP IO INT ERRUP T AND LOW P OWER M ODES S ELECT REGIS T ERS (EALLOW P ROT ECT ED)
GPIOXINT1SEL 0x6FE0 1 XINT1 GPIO Input Select Register (GPIO0 to 31)
GPIOLPMSEL 0x6FE8 2 LPM GPIO Select Register (GPIO0 to 31)
NOT E
There is a two-SYSCLKOUT cycle delay from when the write to the GPxMUXn/AIOMUXn
and GPxQSELn registers occurs to when the action is valid.
TMS320F28020 TMS320F280200
T M S 3 2 0 F 2 8 0 2 1 , T M S 3 2 0 F 2 8 0 2 0 , T M S 3 2 0 F 2 8 0 2 0 0
T abl e 4-1 0 . GP IOA M UX
(1 ) (2 )
DEF AULT AT RES ET
P ERIP HERAL P ERIP HERAL P ERIP HERAL
P RIM ARY I/O
S ELECT ION 1 S ELECT ION 2 S ELECT ION 3
F UNCT ION
GP AM UX1 REGIS T ER
(GP AM UX1 BIT S = 0 0 ) (GP AM UX1 BIT S = 0 1 ) (GP AM UX1 BIT S = 1 0 ) (GP AM UX1 BIT S = 1 1 )
BIT S
1-0 GPIO0 EPWM1A (O) Reserved Reserved
3-2 GPIO1 EPWM1B (O) Reserved COMP1OUT (O)
7-6 GPIO3 EPWM2B (O) Reserved COMP2OUT
(3)
(O)
11-10 GPIO5 EPWM3B (O) Reserved ECAP1 (I/O)
13-12 GPIO6 EPWM4A (O) EPWMSYNCI (I) EPWMSYNCO (O)
15-14 GPIO7 EPWM4B (O) SCIRXDA (I) Reserved
17-16 Reserved Reserved Reserved Reserved
25-24 GPIO12 TZ1 (I) SCITXDA (O) Reserved
GP AM UX2 REGIS T ER
(GP AM UX2 BIT S = 0 0 ) (GP AM UX2 BIT S = 0 1 ) (GP AM UX2 BIT S = 1 0 ) (GP AM UX2 BIT S = 1 1 )
BIT S
1-0 GPIO16 SPISIMOA (I/O) Reserved TZ2 (I)
3-2 GPIO17 SPISOMIA (I/O) Reserved TZ3 (I)
5-4 GPIO18 SPICLKA (I/O) SCITXDA (O) XCLKOUT (O)
7-6 GPIO19/XCLKIN SPISTEA (I/O) SCIRXDA (I) ECAP1 (I/O)
25-24 GPIO28 SCIRXDA (I) SDAA (I/OD) TZ2 (I)
27-26 GPIO29 SCITXDA (O) SCLA (I/OD) TZ3 (I)
(1) The word reserved means that there is no peripheral assigned to this GPxMUX1/2 register setting. Should it be selected, the state of the
pin will be undefined and the pin may be driven. This selection is a reserved configuration for future expansion.
(2) I =Input, O =Output, OD =Open Drain
(3) These functions are not available in the 38-pin package.
TMS320F28020 TMS320F280200
T M S 3 2 0 F 2 8 0 2 1 , T M S 3 2 0 F 2 8 0 2 0 , T M S 3 2 0 F 2 8 0 2 0 0
T abl e 4-1 1 . GP IOB M UX
(1 )
DEF AULT AT RES ET P ERIP HERAL P ERIP HERAL P ERIP HERAL
P RIM ARY I/O F UNCT ION S ELECT ION 1 S ELECT ION 2 S ELECT ION 3
GP BM UX1 REGIS T ER
(GP BM UX1 BIT S = 0 0 ) (GP BM UX1 BIT S = 0 1 ) (GP BM UX1 BIT S = 1 0 ) (GP BM UX1 BIT S = 1 1 )
BIT S
1-0 GPIO32
(2)
SDAA
(2)
(I/OD) EPWMSYNCI
(2)
(I) ADCSOCAO
(2)
(O)
3-2 GPIO33
(2)
SCLA
(2)
(I/OD) EPWMSYNCO
(2)
(O) ADCSOCBO
(2)
(O)
5-4 GPIO34 COMP2OUT (O) Reserved Reserved
7-6 GPIO35 (TDI) Reserved Reserved Reserved
9-8 GPIO36 (TMS) Reserved Reserved Reserved
11-10 GPIO37 (TDO) Reserved Reserved Reserved
13-12 GPIO38/XCLKIN (TCK) Reserved Reserved Reserved
(1) I =Input, O =Output, OD =Open Drain
(2) These pins are not available in the 38-pin package.
T abl e 4-1 2 . An al og M UX
(1 )
DEF AULT AT RES ET
P ERIP HERAL S ELECT ION 2 AND
AIOx AND P ERIP HERAL S ELECT ION 1
P ERIP HERAL S ELECT ION 3
AIOM UX1 REGIS T ER BIT S AIOM UX1 BIT S = 0 , x AIOM UX1 BIT S = 1 , x
1-0 ADCINA0 (I) ADCINA0 (I)
3-2 ADCINA1
(2)
(I) ADCINA1
(2)
(I)
5-4 AIO2 (I/O) ADCINA2 (I), COMP1A (I)
7-6 ADCINA3
(2)
(I) ADCINA3
(2)
(I)
9-8 AIO4 (I/O) ADCINA4 (I), COMP2A
(3)
(I)
11-10 ADCINA5 (I) ADCINA5 (I)
13-12 AIO6 (I/O) ADCINA6 (I)
15-14 ADCINA7
(2)
(I) ADCINA7
(2)
(I)
17-16 ADCINB0 (I) ADCINB0 (I)
19-18 ADCINB1
(2)
(I) ADCINB1
(2)
(I)
21-20 AIO10 (I/O) ADCINB2 (I), COMP1B (I)
23-22 ADCINB3
(2)
(I) ADCINB3
(2)
(I)
25-24 AIO12 (I/O) ADCINB4 (I), COMP2B
(3)
(I)
27-26 ADCINB5 (I) ADCINB5 (I)
29-28 AIO14 (I/O) ADCINB6 (I)
31-30 ADCINB7
(2)
(I) ADCINB7
(2)
(I)
(1) I =Input, O =Output
(2) These pins are not available in the 38-pin package.
(3) These functions are not available in the 38-pin package.
TMS320F28020 TMS320F280200
T M S 3 2 0 F 2 8 0 2 1 , T M S 3 2 0 F 2 8 0 2 0 , T M S 3 2 0 F 2 8 0 2 0 0
The user can select the type of input qualification for each GPIO pin via the GPxQSEL1/2 registers from
four choices:
Synchronization To SYSCLKOUT Only (GPxQSEL1/2 =0, 0): This is the default mode of all GPIO pins
at reset and it simply synchronizes the input signal to the systemclock (SYSCLKOUT).
Qualification Using Sampling Window (GPxQSEL1/2 =0, 1 and 1, 0): In this mode the input signal,
after synchronization to the systemclock (SYSCLKOUT), is qualified by a specified number of cycles
before the input is allowed to change.
The sampling period is specified by the QUALPRD bits in the GPxCTRL register and is configurable in
groups of 8 signals. It specifies a multiple of SYSCLKOUT cycles for sampling the input signal. The
sampling window is either 3-samples or 6-samples wide and the output is only changed when ALL
samples are the same (all 0s or all 1s) as shown in Figure 4-18 (for 6 sample mode).
No Synchronization (GPxQSEL1/2 =1,1): This mode is used for peripherals where synchronization is
not required (synchronization is performed within the peripheral).
Due to the multi-level multiplexing that is required on the device, there may be cases where a peripheral
input signal can be mapped to more then one GPIO pin. Also, when an input signal is not selected, the
input signal will default to either a 0 or 1 state, depending on the peripheral.
TMS320F28020 TMS320F280200
GPxDAT (read)
Input
Qualification
GPxMUX1/2
High Impedance
Output Control
GPIOx pin
XRS
0 = Input, 1 = Output
Low Power
Modes Block
GPxDIR (latch)
Peripheral 2 Input
Peripheral 3 Input
Peripheral 1 Output
Peripheral 2 Output
Peripheral 3 Output
Peripheral 1 Output Enable
00
01
10
11
00
01
10
11
00
01
10
11
GPxCTRL
Peripheral 1 Input
N/C
GPxPUD
LPMCR0
Internal
Pullup
GPIOLMPSEL
GPxQSEL1/2
GPxSET
GPxDAT (latch)
GPxCLEAR
GPxTOGGLE
= Default at Reset
PIE
External Interrupt
MUX
Asynchronous
path
Asynchronous path
GPIOXINT1SEL
GPIOXINT2SEL
GPIOXINT3SEL
T M S 3 2 0 F 2 8 0 2 1 , T M S 3 2 0 F 2 8 0 2 0 , T M S 3 2 0 F 2 8 0 2 0 0
A. x stands for the port, either A or B. For example, GPxDIR refers to either the GPADIR and GPBDIR register
depending on the particular GPIO pin selected.
B. GPxDAT latch/read are accessed at the same memory location.
C. This is a generic GPIO MUX block diagram. Not all options may be applicable for all GPIO pins. See the
TMS320x2802x/TMS320F2802xx Piccolo System Control and Interrupts Reference Guide (literature number
SPRUFN3) for pin-specific variations.
F igur e 4-1 2 . GP IO M ul tipl e xin g
TMS320F28020 TMS320F280200
T M S 3 2 0 F 2 8 0 2 1 , T M S 3 2 0 F 2 8 0 2 0 , T M S 3 2 0 F 2 8 0 2 0 0
5 De vice S uppor t
Texas Instruments (TI) offers an extensive line of development tools for the C28x generation of MCUs,
including tools to evaluate the performance of the processors, generate code, develop algorithm
implementations, and fully integrate and debug software and hardware modules.
The following products support development of 2802x-based applications:
S oftwar e De ve l opme n t T ool s
Code Composer Studio Integrated Development Environment (IDE)
C/C++Compiler
Code generation tools
Assembler/Linker
Cycle Accurate Simulator
Application algorithms
Sample applications code
Har dwar e De ve l opme n t T ool s
Development and evaluation boards
J TAG-based emulators - XDS510 class, XDS560 emulator, XDS100
Flash programming tools
Power supply
Documentation and cables
5.1 De vice an d De ve l opme n t S uppor t T ool Nome n cl atur e
To designate the stages in the product development cycle, TI assigns prefixes to the part numbers of all
TMS320 MCU devices and support tools. Each TMS320 MCU commercial family member has one of
three prefixes: TMX, TMP, or TMS (for example, T M S 320F28023). Texas Instruments recommends two of
three possible prefix designators for its support tools: TMDX and TMDS. These prefixes represent
evolutionary stages of product development from engineering prototypes (TMX/TMDX) through fully
qualified production devices/tools (TMS/TMDS).
Device development evolutionary flow:
T M X Experimental device that is not necessarily representative of the final device's electrical
specifications
T M P Final silicon die that conforms to the device's electrical specifications but has not
completed quality and reliability verification
T M S Fully qualified production device
Support tool development evolutionary flow:
T M DX Development-support product that has not yet completed Texas Instruments internal
qualification testing
T M DS Fully qualified development-support product
TMX and TMP devices and TMDX development-support tools are shipped against the following
disclaimer:
"Developmental product is intended for internal evaluation purposes."
TMS devices and TMDS development-support tools have been characterized fully, and the quality and
reliability of the device have been demonstrated fully. TI's standard warranty applies.
Copyright 20082013, Texas Instruments Incorporated Device Support 75
TMS320F28020 TMS320F280200
PREFIX
TMS 320 F 28023 PT
TMX =
experimental device
TMP =
prototype device
TMS =
qualified device
DEVICE FAMILY
320 = TMS320 MCU Family
TECHNOLOGY
PACKAGE TYPE
F = Flash
DEVICE
TEMPERATURE RANGE
28027
28026
28023
28022
28021
28020
280200
40C to 105C
40C to 125C
40C to 125C
(Q refers to Q100 qualification for automotive applications.)
T
S
Q
=
=
=
S
48-Pin PT Low-Profile Quad Flatpack (LQFP)
38-Pin DA Thin Shrink Small-Outline Package (TSSOP)
T M S 3 2 0 F 2 8 0 2 1 , T M S 3 2 0 F 2 8 0 2 0 , T M S 3 2 0 F 2 8 0 2 0 0
Predictions show that prototype devices (TMX or TMP) have a greater failure rate than the standard
production devices. Texas Instruments recommends that these devices not be used in any production
systembecause their expected end-use failure rate still is undefined. Only qualified production devices are
to be used.
TI device nomenclature also includes a suffix with the device family name. This suffix indicates the
package type (for example, PT) and temperature range (for example, S). Figure 5-1 provides a legend for
reading the complete device name for any family member.
F igur e 5-1 . De vice Nome n cl atur e
76 Device Support Copyright 20082013, Texas Instruments Incorporated
TMS320F28020 TMS320F280200
T M S 3 2 0 F 2 8 0 2 1 , T M S 3 2 0 F 2 8 0 2 0 , T M S 3 2 0 F 2 8 0 2 0 0
5.2 Re l ate d Docume n tation
Extensive documentation supports all of the TMS320 MCU family generations of devices fromproduct
announcement through applications development. The types of documentation available include: data
sheets and data manuals, with design specifications; and hardware and software applications.
Table 5-1 shows the peripheral reference guides appropriate for use with the devices in this data manual.
See the TMS320x28xx, 28xxx DSP Peripheral Reference Guide (literature number SPRU566) for more
information on types of peripherals.
T abl e 5-1 . T M S 3 2 0 F 2 8 0 2 x, T M S 3 2 0 F 2 8 0 2 xx P e r iphe r al S e l e ction Guide
2 8 0 2 7 , 2 8 0 2 6 ,
P ERIP HERAL LIT . NO. T YP E
(1 )
2 8 0 2 3 , 2 8 0 2 2 , 2 8 0 2 0 0
2 8 0 2 1 , 2 8 0 2 0
TMS320x2802x/TMS320F2802xx Piccolo SystemControl and Interrupts SPRUFN3 X X
Reference Guide
TMS320x2802x, 2803x Piccolo Analog-to-Digital Converter (ADC) and SPRUGE5 3/0
(2)
X X
Comparator
TMS320x2802x, 2803x Piccolo Serial Communications Interface (SCI) SPRUGH1 0 X X
TMS320x2802x, 2803x Piccolo Serial Peripheral Interface (SPI) SPRUG71 1 X X
TMS320x2802x Piccolo Boot ROM SPRUFN6 X X
TMS320x2802x, 2803x Piccolo Enhanced Pulse Width Modulator (ePWM) SPRUGE9 1 X X
Module
TMS320x2802x, 2803x Piccolo Enhanced Capture (eCAP) Module SPRUFZ8 0 X
TMS320x2802x, 2803x Piccolo Inter-Integrated Circuit (I2C) SPRUFZ9 0 X X
TMS320x2802x, 2803x Piccolo High-Resolution Pulse-Width Modulator SPRUGE8 1 X
(HRPWM)
(1) A type change represents a major functional feature difference in a peripheral module. Within a peripheral type, there may be minor
differences between devices that do not affect the basic functionality of the module. These device-specific differences are listed in the
peripheral reference guides.
(2) The ADC module is Type 3 and the comparator module is Type 0.
The following documents can be downloaded fromthe TI website (www.ti.com):
Er r ata
S P RZ2 92 T M S 3 2 0 F 2 8 0 2 7 , T M S 3 2 0 F 2 8 0 2 6 , T M S 3 2 0 F 2 8 0 2 3 , T M S 3 2 0 F 2 8 0 2 2 , T M S 3 2 0 F 2 8 0 2 1 ,
T M S 3 2 0 F 2 8 0 2 0 , T M S 3 2 0 F 2 8 0 2 0 0 , T M S 3 2 0 F 2 8 0 2 7 0 , T M S 3 2 0 F 2 8 0 2 6 0 , T M S 3 2 0 F 2 8 0 2 3 0 ,
T M S 3 2 0 F 2 8 0 2 2 0 P iccol o M CU S il icon Er r ata describes known advisories on silicon and
provides workarounds.
CP U Us e r 's Guide s
S P RU43 0 T M S 3 2 0 C2 8 x CP U an d In s tr uction S e t Re fe r e n ce Guide describes the central processing
unit (CPU) and the assembly language instructions of the TMS320C28x fixed-point digital
signal processors (DSPs). It also describes emulation features available on these DSPs.
P e r iphe r al Guide s
S P RUF N3 T M S 3 2 0 x2 8 0 2 x/T M S 3 2 0 F 2 8 0 2 xx P iccol o S ys te m Con tr ol an d In te r r upts Re fe r e n ce
Guide describes the various interrupts and system control features of the 2802x
microcontrollers (MCUs).
S P RU56 6 T M S 3 2 0 x2 8 xx, 2 8 xxx DS P P e r iphe r al Re fe r e n ce Guide describes the peripheral reference
guides of the 28x digital signal processors (DSPs).
S P RUF N6 T M S 3 2 0 x2 8 0 2 x P iccol o Boot ROM Re fe r e n ce Guide describes the purpose and features
of the boot loader (factory-programmed boot-loading software) and provides examples of
code. It also describes other contents of the device on-chip boot ROM and identifies where
all of the information is located within that memory.
Copyright 20082013, Texas Instruments Incorporated Device Support 77
TMS320F28020 TMS320F280200
T M S 3 2 0 F 2 8 0 2 1 , T M S 3 2 0 F 2 8 0 2 0 , T M S 3 2 0 F 2 8 0 2 0 0
S P RUGE5 T M S 3 2 0 x2 8 0 2 x, 2 8 0 3 x P iccol o An al og-to-Digital Con ve r te r (ADC) an d Compar ator
Re fe r e n ce Guide describes how to configure and use the on-chip ADC module, which is a
12-bit pipelined ADC.
S P RUGE9 T M S 3 2 0 x2 8 0 2 x, 2 8 0 3 x P iccol o En han ce d P ul s e Width M odul ator (e P WM ) M odul e
Re fe r e n ce Guide describes the main areas of the enhanced pulse width modulator that
include digital motor control, switch mode power supply control, UPS (uninterruptible power
supplies), and other forms of power conversion.
S P RUGE8 T M S 3 2 0 x2 8 0 2 x, 2 8 0 3 x P iccol o High-Re s ol ution P ul s e Width M odul ator (HRP WM )
describes the operation of the high-resolution extension to the pulse width modulator
(HRPWM).
S P RUGH1 T M S 3 2 0 x2 8 0 2 x, 2 8 0 3 x P iccol o S e r ial Commun ication s In te r face (S CI) Re fe r e n ce Guide
describes howto use the SCI.
S P RUF Z8 T M S 3 2 0 x2 8 0 2 x, 2 8 0 3 x P iccol o En han ce d Captur e (e CAP ) M odul e Re fe r e n ce Guide
describes the enhanced capture module. It includes the module description and registers.
S P RUG7 1 T M S 3 2 0 x2 8 0 2 x, 2 8 0 3 x P iccol o S e r ial P e r iphe r al In te r face (S P I) Re fe r e n ce Guide
describes the SPI - a high-speed synchronous serial input/output (I/O) port - that allows a
serial bit streamof programmed length (one to sixteen bits) to be shifted into and out of the
device at a programmed bit-transfer rate.
S P RUF Z9 T M S 3 2 0 x2 8 0 2 x, 2 8 0 3 x P iccol o In te r -In te gr ate d Cir cuit (I2 C) Re fe r e n ce Guide describes
the features and operation of the inter-integrated circuit (I
2
C) module.
T ool s Guide s
S P RU51 3 T M S 3 2 0 C2 8 x As s e mbl y Lan guage T ool s v5.0 .0 Us e r 's Guide describes the assembly
language tools (assembler and other tools used to develop assembly language code),
assembler directives, macros, common object file format, and symbolic debugging directives
for the TMS320C28x device.
S P RU51 4 T M S 3 2 0 C2 8 x Optimizin g C/C++ Compil e r v5.0 .0 Us e r 's Guide describes the
TMS320C28x C/C++compiler. This compiler accepts ANSI standard C/C++source code
and produces TMS320 DSP assembly language source code for the TMS320C28x device.
S P RU6 0 8 T M S 3 2 0 C2 8 x In s tr uction S e t S imul ator T e chn ical Ove r vie w describes the simulator,
available within the Code Composer Studio for TMS320C2000 IDE, that simulates the
instruction set of the C28x core.
5.3 Commun ity Re s our ce s
The following links connect to TI community resources. Linked contents are provided "AS IS" by the
respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views;
see TI's Terms of Use.
T I E2 E Commun ity TI's Engineer-to-Engineer (E2E) Community. Created to foster collaboration
among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and
help solve problems with fellowengineers.
T I Embe dde d P r oce s s or s Wiki Texas Instruments Embedded Processors Wiki. Established to help
developers get started with Embedded Processors from Texas Instruments and to foster
innovation and growth of general knowledge about the hardware and software surrounding
these devices.
78 Device Support Copyright 20082013, Texas Instruments Incorporated
TMS320F28020 TMS320F280200
T M S 3 2 0 F 2 8 0 2 1 , T M S 3 2 0 F 2 8 0 2 0 , T M S 3 2 0 F 2 8 0 2 0 0
6 El e ctr ical S pe cification s
6 .1 Abs ol ute M aximum Ratin gs
(1 ) (2 )
Supply voltage range, V
DDIO
(I/O and Flash) with respect to V
SS
0.3 V to 4.6 V
Supply voltage range, V
DD
with respect to V
SS
0.3 V to 2.5 V
Analog voltage range, V
DDA
with respect to V
SSA
0.3 V to 4.6 V
Input voltage range, V
IN
(3.3 V) 0.3 V to 4.6 V
Output voltage range, V
O
0.3 V to 4.6 V
Input clamp current, I
IK
(V
IN
<0 or V
IN
>V
DDIO
)
(3)
20 mA
Output clamp current, I
OK
(V
O
<0 or V
O
>V
DDIO
) 20 mA
J unction temperature range, T
J
(4)
40C to 150C
Storage temperature range, T
stg
(4)
65C to 150C
(1) Stresses beyond those listed under Absolute MaximumRatings may cause permanent damage to the device. These are stress ratings
only, and functional operation of the device at these or any other conditions beyond those indicated under Section 6.2 is not implied.
Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
(2) All voltage values are with respect to V
SS
, unless otherwise noted.
(3) Continuous clamp current per pin is 2 mA.
(4) Long-termhigh-temperature storage and/or extended use at maximumtemperature conditions may result in a reduction of overall device
life. For additional information, see IC Package Thermal Metrics Application Report (literature number SPRA953) and Reliability Data for
TMS320LF24xx and TMS320F28xx Devices Application Report (literature number SPRA963).
6 .2 Re comme n de d Ope r atin g Con dition s
M IN NOM M AX UNIT
Device supply voltage, I/O, V
DDIO
(1)(2)
2.97 3.3 3.63 V
Device supply voltage CPU, V
DD
(When internal 1.71 1.8 1.995
V
VREG is disabled and 1.8 V is supplied externally)
Supply ground, V
SS
0 V
Analog supply voltage, V
DDA
(1)
2.97 3.3 3.63 V
Analog ground, V
SSA
0 V
Device clock frequency (systemclock) 28020, 28021, 280200 2 40
28022, 28023 2 50 MHz
28026, 28027 2 60
High-level input voltage, V
IH
(3.3 V) 2 V
DDIO
+0.3 V
Low-level input voltage, V
IL
(3.3 V) V
SS
0.3 0.8 V
High-level output source current, V
OH
=V
OH(MIN)
, I
OH
All GPIO/AIO pins 4 mA
Group 2
(3)
8 mA
Low-level output sink current, V
OL
=V
OL(MAX)
, I
OL
All GPIO/AIO pins 4 mA
Group 2
(3)
8 mA
J unction temperature, T
J
(4)
T version 40 105
S version 40 125
C
Q version 40 125
(Q100 Qualification)
(1) V
DDIO
and V
DDA
should be maintained within ~0.3 V of each other.
(2) A tolerance of 10%may be used for V
DDIO
if the BOR is not used. See the TMS320F28027, TMS320F28026, TMS320F28023,
TMS320F28022, TMS320F28021, TMS320F28020, TMS320F280200, TMS320F280270, TMS320F280260, TMS320F280230,
TMS320F280220 Piccolo MCU Silicon Errata (literature number SPRZ292) for more information. V
DDIO
tolerance is 5%if the BOR is
enabled.
(3) Group 2 pins are as follows: GPIO16, GPIO17, GPIO18, GPIO19, GPIO28, GPIO29, GPIO36, GPIO37
(4) T
A
(Ambient temperature) is product- and application-dependent and can go up to the specified T
J
max of the device. See Section 6.5,
Thermal Design Considerations.
Copyright 20082013, Texas Instruments Incorporated Electrical Specifications 79
TMS320F28020 TMS320F280200
T M S 3 2 0 F 2 8 0 2 1 , T M S 3 2 0 F 2 8 0 2 0 , T M S 3 2 0 F 2 8 0 2 0 0
6 .3 El e ctr ical Char acte r is tics
(1 )
over recommended operating conditions (unless otherwise noted)
P ARAM ET ER T ES T CONDIT IONS M IN T YP M AX UNIT
I
OH
=I
OH
MAX 2.4
V
OH
High-level output voltage V
I
OH
=50 A V
DDIO
0.2
V
OL
Low-level output voltage I
OL
=I
OL
MAX 0.4 V
All GPIO 80 140 205
Pin with pullup
V
DDIO
=3.3 V, V
IN
=0 V
enabled
Input current XRS pin 225 290 360
I
IL
A
(lowlevel)
Pin with pulldown
V
DDIO
=3.3 V, V
IN
=0 V 2
enabled
Pin with pullup
V
DDIO
=3.3 V, V
IN
=V
DDIO
2
enabled
Input current
I
IH
A
(high level)
Pin with pulldown
V
DDIO
=3.3 V, V
IN
=V
DDIO
28 50 80
enabled
Output current, pullup or
I
OZ
V
O
=V
DDIO
or 0 V 2 A
pulldown disabled
C
I
Input capacitance 2 pF
V
DDIO
BOR trip point Falling V
DDIO
2.42 2.65 3.135 V
V
DDIO
BOR hysteresis 35 mV
Supervisor reset release delay Time after BOR/POR/OVR event is removed to XRS
400 800 s
time release
VREG V
DD
output Internal VREG on 1.9 V
(1) When the on-chip VREG is used, its output is monitored by the POR/BOR circuit, which will reset the device should the core voltage
(V
DD
) go out of range.
80 Electrical Specifications Copyright 20082013, Texas Instruments Incorporated
TMS320F28020 TMS320F280200
T M S 3 2 0 F 2 8 0 2 1 , T M S 3 2 0 F 2 8 0 2 0 , T M S 3 2 0 F 2 8 0 2 0 0
6 .4 Cur r e n t Con s umption
T abl e 6 -1 . T M S 3 2 0 F 2 8 0 2 x/F 2 8 0 2 0 0
(1 )
Cur r e n t Con s umption at 40 -M Hz S YS CLKOUT
VREG ENABLED VREG DIS ABLED
M ODE T ES T CONDIT IONS I
DDIO
(2 )
I
DDA
(3 )
I
DD
I
DDIO
(2 )
I
DDA
(3 )
T YP
(4)
M AX T YP
(4)
M AX T YP
(4)
M AX T YP
(4)
M AX T YP
(4)
M AX
The following peripheral clocks are
enabled:
ePWM1/2/3/4
eCAP1
SCI-A
SPI-A
ADC
Operational
70 mA 80 mA 13 mA 18 mA 62 mA 70 mA 15 mA 18 mA 13 mA 18 mA
(Flash)
I
2
C
COMP1/2
CPU Timer0/1/2
All PWM pins are toggled at 40 kHz.
All I/O pins are left unconnected.
(5)
Code is running out of flash with 1 wait-
state.
XCLKOUT is turned off.
Flash is powered down.
IDLE XCLKOUT is turned off. 13 mA 16 mA 53 A 58 A 15 mA 17 mA 120 A 400 A 53 A 58 A
All peripheral clocks are off.
STANDBY 3 mA 6 mA 10 A 15 A 3 mA 6 mA 120 A 400 A 10 A 15 A
Peripheral clocks are off.
HALT Peripheral clocks are off. 50 A 10 A 15 A 15 A 25 A 10 A 15 A
Input clock is disabled.
(6)
(1) For the TMS320F280200 device, subtract the I
DD
current number for eCAP (see Table 6-4) fromI
DD
(VREG disabled)/I
DDIO
(VREG
enabled) current numbers shown in Table 6-1 for operational mode.
(2) I
DDIO
current is dependent on the electrical loading on the I/O pins.
(3) In order to realize the I
DDA
currents shown for IDLE, STANDBY, and HALT, clock to the ADC module must be turned off explicitly by
writing to the PCLKCR0 register.
(4) The TYP numbers are applicable over roomtemperature and nominal voltage.
(5) The following is done in a loop:
Data is continuously transmitted out of SPI-A and SCI-A ports.
The hardware multiplier is exercised.
Watchdog is reset.
ADC is performing continuous conversion.
COMP1/2 are continuously switching voltages.
GPIO17 is toggled.
(6) If a quartz crystal or ceramic resonator is used as the clock source, the HALT mode shuts down the on-chip crystal oscillator.
TMS320F28020 TMS320F280200
T M S 3 2 0 F 2 8 0 2 1 , T M S 3 2 0 F 2 8 0 2 0 , T M S 3 2 0 F 2 8 0 2 0 0
T abl e 6 -2 . T M S 3 2 0 F 2 8 0 2 x Cur r e n t Con s umption at 50 -M Hz S YS CLKOUT
DDIO
(1 )
I
DDA
(2 )
I
DD
I
DDIO
(1 )
I
DDA
(2 )
T YP
(3 )
M AX T YP
(3 )
M AX T YP
(3 )
M AX T YP
(3 )
M AX T YP
(3 )
M AX
The following peripheral clocks are
enabled:
ePWM1/2/3/4
eCAP1
SCI-A
SPI-A
ADC
Operational
(Flash)
I
2
C
COMP1/2
CPU Timer0/1/2
All PWM pins are toggled at 40 kHz.
All I/O pins are left unconnected.
(4)
Code is running out of flash with 1 wait-
state.
IDLE XCLKOUT is turned off. 16 mA 19 mA 64 A 69 A 17 mA 20 mA 120 A 400 A 64 A 69 A
All peripheral clocks are off.
(5)
(1) I
DDIO
DDA
Watchdog is reset.
GPIO17 is toggled.
TMS320F28020 TMS320F280200
T M S 3 2 0 F 2 8 0 2 1 , T M S 3 2 0 F 2 8 0 2 0 , T M S 3 2 0 F 2 8 0 2 0 0
T abl e 6 -3 . T M S 3 2 0 F 2 8 0 2 x Cur r e n t Con s umption at 6 0 -M Hz S YS CLKOUT
DDIO
(1 )
I
DDA
(2 )
I
DD
I
DDIO
(1 )
I
DDA
(2 )
T YP
(3 )
M AX T YP
(3 )
M AX T YP
(3 )
M AX T YP
(3 )
M AX T YP
(3 )
M AX
The following peripheral clocks
are enabled:
ePWM1/2/3/4
eCAP1
SCI-A
SPI-A
ADC
Operational
I
2
C
(Flash)
COMP1/2
CPU-TIMER0/1/2
All PWM pins are toggled at
60 kHz.
All I/O pins are left
unconnected.
(4)
Code is running out of flash
with 2 wait-states.
IDLE 18 mA 23 mA 75 A 80 A 19 mA 24 mA 120 A 400 A 75 A 80 A
All peripheral clocks are turned
off.
(5)
(1) I
DDIO
DDA
Watchdog is reset.
GPIO17 is toggled.
NOT E
The peripheral - I/O multiplexing implemented in the device prevents all available peripherals
frombeing used at the same time. This is because more than one peripheral function may
share an I/O pin. It is, however, possible to turn on the clocks to all the peripherals at the
same time, although such a configuration is not useful. If this is done, the current drawn by
the device will be more than the numbers specified in the current consumption tables.
TMS320F28020 TMS320F280200
T M S 3 2 0 F 2 8 0 2 1 , T M S 3 2 0 F 2 8 0 2 0 , T M S 3 2 0 F 2 8 0 2 0 0
6.4.1 Reducing Current Consumption
The 2802x/280200 devices incorporate a method to reduce the device current consumption. Since each
peripheral unit has an individual clock-enable bit, significant reduction in current consumption can be
achieved by turning off the clock to any peripheral module that is not used in a given application.
Furthermore, any one of the three low-power modes could be taken advantage of to reduce the current
consumption even further. Table 6-4 indicates the typical reduction in current consumption achieved by
turning off the clocks.
T abl e 6 -4. T ypical Cur r e n t Con s umption by Var ious
P e r iphe r al s (at 6 0 M Hz)
(1 )
P ERIP HERAL I
DD
CURRENT
M ODULE
(2 )
REDUCT ION (mA)
ADC 2
(3)
I
2
C 3
ePWM 2
eCAP 2
SCI 2
SPI 2
COMP/DAC 1
HRPWM 3
CPU-TIMER 1
Internal zero-pin oscillator 0.5
(1) All peripheral clocks (except CPU Timer clocks) are disabled upon
reset. Writing to/reading fromperipheral registers is possible only
after the peripheral clocks are turned on.
(2) For peripherals with multiple instances, the current quoted is per
module. For example, the 2 mA value quoted for ePWM is for one
ePWM module.
(3) This number represents the current drawn by the digital portion of
the ADC module. Turning off the clock to the ADC module results in
the elimination of the current drawn by the analog portion of the ADC
(I
DDA
) as well.
NOT E
I
DDIO
current consumption is reduced by 15 mA (typical) when XCLKOUT is turned off.
NOT E
The baseline I
DD
current (current when the core is executing a dummy loop with no
peripherals enabled) is 45 mA, typical. To arrive at the I
DD
current for a given application, the
current-drawn by the peripherals (enabled by that application) must be added to the baseline
I
DD
current.
Following are other methods to reduce power consumption further:
The flash module may be powered down if code is run off SARAM. This results in a current reduction
of 18 mA (typical) in the V
DD
rail and 13 mA (typical) in the V
DDIO
rail.
Savings in I
DDIO
may be realized by disabling the pullups on pins that assume an output function.
TMS320F28020 TMS320F280200
Operational Power vs Frequency
200
250
300
350
400
450
10 15 20 25 30 35 40 45 50 55 60
SYSCLKOUT (MHz)
O
p
e
r
a
t
i
o
n
a
l
P
o
w
e
r
(
m
W
)
Operational Current vs Frequency
0
10
20
30
40
50
60
70
80
90
100
10 15 20 25 30 35 40 45 50 55 60
SYSCLKOUT (MHz)
O
p
e
r
a
t
i
o
n
a
l
C
u
r
r
e
n
t
(
m
A
)
IDDIO(mA) IDDA
T M S 3 2 0 F 2 8 0 2 1 , T M S 3 2 0 F 2 8 0 2 0 , T M S 3 2 0 F 2 8 0 2 0 0
6.4.2 Current Consumption Graphs (VREG Enabled)
F igur e 6 -1 . T ypical Ope r ation al Cur r e n t Ve r s us F r e que n cy (F 2 8 0 2 x/F 2 8 0 2 0 0 )
F igur e 6 -2 . T ypical Ope r ation al P owe r Ve r s us F r e que n cy (F 2 8 0 2 x/F 2 8 0 2 0 0 )
TMS320F28020 TMS320F280200
TRST
TMS
TDI
TDO
TCK
V
DDIO
MCU
EMU0
EMU1
TRST
TMS
TDI
TDO
TCK
TCK_RET
13
14
2
1
3
7
11
9
6 inches or less
PD
GND
GND
GND
GND
GND
5
4
6
8
10
12
JTAG Header
V
DDIO
T M S 3 2 0 F 2 8 0 2 1 , T M S 3 2 0 F 2 8 0 2 0 , T M S 3 2 0 F 2 8 0 2 0 0
6 .5 T he r mal De s ign Con s ide r ation s
Based on the end application design and operational profile, the I
DD
and I
DDIO
currents could vary.
Systems that exceed the recommended maximum power dissipation in the end product may require
additional thermal enhancements. Ambient temperature (T
A
) varies with the end application and product
design. The critical factor that affects reliability and functionality is T
J
, the junction temperature, not the
ambient temperature. Hence, care should be taken to keep T
J
within the specified limits. T
case
should be
measured to estimate the operating junction temperature T
J
. T
case
is normally measured at the center of
the package top-side surface. The thermal application reports IC Package Thermal Metrics (literature
number SPRA953) and Reliability Data for TMS320LF24xx and TMS320F28xx Devices (literature number
SPRA963) help to understand the thermal metrics and definitions.
6 .6 Emul ator Con n e ction Without S ign al Buffe r in g for the M CU
Figure 6-3 shows the connection between the MCU and J TAG header for a single-processor configuration.
If the distance between the J TAG header and the MCU is greater than 6 inches, the emulation signals
must be buffered. If the distance is less than 6 inches, buffering is typically not needed. Figure 6-3 shows
the simpler, no-buffering situation. For the pullup/pulldown resistor values, see Section 2.2, Signal
Descriptions.
A. See Figure 4-11 for J TAG/GPIO multiplexing.
F igur e 6 -3 . Emul ator Con n e ction Without S ign al Buffe r in g for the M CU
NOT E
The 2802x devices do not have EMU0/EMU1 pins. For designs that have a J TAG Header
on-board, the EMU0/EMU1 pins on the header must be tied to V
DDIO
through a 4.7-k
(typical) resistor.
TMS320F28020 TMS320F280200
Transmission Line
4.0 pF 1.85 pF
Z0 = 50 W
(A)
Tester Pin Electronics
Data Sheet Timing Reference Point
Output
Under
Test
42 W 3.5 nH
Device Pin
(B)
T M S 3 2 0 F 2 8 0 2 1 , T M S 3 2 0 F 2 8 0 2 0 , T M S 3 2 0 F 2 8 0 2 0 0
6 .7 T imin g P ar ame te r S ymbol ogy
Timing parameter symbols used are created in accordance with J EDEC Standard 100. To shorten the
symbols, some of the pin names and other related terminology have been abbreviated as follows:
Lowe r cas e s ubs cr ipts an d the ir Le tte r s an d s ymbol s an d the ir
me an in gs : me an in gs :
a access time H High
c cycle time (period) L Low
d delay time V Valid
Unknown, changing, or don't care
f fall time X
level
h hold time Z High impedance
r rise time
su setup time
t transition time
v valid time
w pulse duration (width)
6.7.1 General Notes on Timing Parameters
All output signals fromthe 28x devices (including XCLKOUT) are derived froman internal clock such that
all output transitions for a given half-cycle occur with a minimumof skewing relative to each other.
The signal combinations shown in the following timing diagrams may not necessarily represent actual
cycles. For actual cycle examples, see the appropriate cycle description section of this document.
6.7.2 Test Load Circuit
This test load circuit is used to measure all switching characteristics provided in this document.
A. Input requirements in this data sheet are tested with an input slew rate of <4 Volts per nanosecond (4 V/ns) at the
device pin.
B. The data sheet provides timing at the device pin. For output timing analysis, the tester pin electronics and its
transmission line effects must be taken into account. A transmission line with a delay of 2 ns or longer can be used to
produce the desired transmission line effect. The transmission line is intended as a load only. It is not necessary to
add or subtract the transmission line delay (2 ns or longer) fromthe data sheet timing.
F igur e 6 -4. 3 .3 -V T e s t Load Cir cuit
TMS320F28020 TMS320F280200
T M S 3 2 0 F 2 8 0 2 1 , T M S 3 2 0 F 2 8 0 2 0 , T M S 3 2 0 F 2 8 0 2 0 0
6.7.3 Device Clock Table
This section provides the timing requirements and switching characteristics for the various clock options
available on the 2802x MCUs. Table 6-5, Table 6-6, and Table 6-7 list the cycle times of various clocks.
T abl e 6 -5. 2 8 0 2 x Cl ock T abl e an d Nome n cl atur e (40 -M Hz De vice s )
M IN NOM M AX UNIT
t
c(SCO)
, Cycle time 25 500 ns
SYSCLKOUT
Frequency 2 40 MHz
t
c(LCO)
, Cycle time 25 100
(2)
ns
LSPCLK
(1)
Frequency 10
(2)
40 MHz
t
c(ADCCLK)
, Cycle time 25 ns
ADC clock
Frequency 40 MHz
(1) Lower LSPCLK will reduce device power consumption.
(2) This is the default reset value if SYSCLKOUT =40 MHz.
T abl e 6 -6 . 2 8 0 2 x Cl ock T abl e an d Nome n cl atur e (50 -M Hz De vice s )
M IN NOM M AX UNIT
t
c(SCO)
SYSCLKOUT
Frequency 2 50 MHz
t
c(LCO)
, Cycle time 20 80
(2)
ns
LSPCLK
(1)
Frequency 12.5
(2)
50 MHz
t
c(ADCCLK)
, Cycle time 20 ns
ADC clock
Frequency 50 MHz
T abl e 6 -7 . 2 8 0 2 x Cl ock T abl e an d Nome n cl atur e (6 0 -M Hz De vice s )
M IN NOM M AX UNIT
t
c(SCO)
, Cycle time 16.67 500 ns
SYSCLKOUT
Frequency 2 60 MHz
t
c(LCO)
, Cycle time 16.67 66.67
(2)
ns
LSPCLK
(1)
Frequency 15
(2)
60 MHz
t
c(ADCCLK)
, Cycle time 16.67 ns
ADC clock
Frequency 60 MHz
TMS320F28020 TMS320F280200
T M S 3 2 0 F 2 8 0 2 1 , T M S 3 2 0 F 2 8 0 2 0 , T M S 3 2 0 F 2 8 0 2 0 0
T abl e 6 -8 . De vice Cl ockin g Re quir e me n ts /Char acte r is tics
M IN NOM M AX UNIT
t
c(OSC)
On-chip oscillator (X1/X2 pins)
(Crystal/Resonator)
Frequency 5 20 MHz
t
c(CI)
, Cycle time (C8) 33.3 200 ns
External oscillator/clock source
(XCLKIN pin) PLL Enabled
Frequency 5 30 MHz
t
c(CI)
, Cycle time (C8) 33.33 250 ns
External oscillator/clock source
(XCLKIN pin) PLL Disabled
Frequency 4 30 MHz
Limp mode SYSCLKOUT
Frequency range 1 to 5 MHz
(with /2 enabled)
t
c(XCO)
, Cycle time (C1) 66.67 2000 ns
XCLKOUT
Frequency 0.5 15 MHz
PLL lock time
(1)
t
p
1 ms
(1) The PLLLOCKPRD register must be updated based on the number of OSCCLK cycles. If the zero-pin internal oscillators (10 MHz) are
used as the clock source, then the PLLLOCKPRD register must be written with a value of 10,000 (minimum).
TMS320F28020 TMS320F280200
Zero-Pin Oscillator Frequency Movement With Temperature
9.6
9.7
9.8
9.9
10
10.1
10.2
10.3
10.4
10.5
10.6
40 30 20 10 0 10 20 30 40 50 60 70 80 90 100 110 120
Temperature (C)
O
u
t
p
u
t

F
r
e
q
u
e
n
c
y

(
M
H
z
)
Typical
Max
T M S 3 2 0 F 2 8 0 2 1 , T M S 3 2 0 F 2 8 0 2 0 , T M S 3 2 0 F 2 8 0 2 0 0
T abl e 6 -9. In te r n al Ze r o-P in Os cil l ator (INT OS C1 /INT OS C2 ) Char acte r is tics
P ARAM ET ER M IN T YP M AX UNIT
(1)(2)
Frequency 10 MHz
(1)(2)
Frequency 10 MHz
Step size (coarse trim) 55 kHz
Step size (fine trim) 14 kHz
Temperature drift
(3)
3.03 4.85 kHz/C
Voltage (V
DD
) drift
(3)
175 Hz/mV
(1) In order to achieve better oscillator accuracy (10 MHz 1%or better) than shown, refer to the oscillator calibration example in
2802x C/C++ Header Files and Peripheral Examples (literature number SPRC832), and the Oscillator Compensation Guide Application
Report (literature number SPRAB84). Refer to Figure 6-5 for TYP/MAX values.
(2) Frequency range ensured only when VREG is enabled, VREGENZ =V
SS
.
(3) Output frequency of the internal oscillators follows the direction of both the temperature gradient and voltage (V
DD
) gradient. For
example:
Increase in temperature will cause the output frequency to increase per the temperature coefficient.
Decrease in voltage (V
DD
) will cause the output frequency to decrease per the voltage coefficient.
F igur e 6 -5. Ze r o-P in Os cil l ator F r e que n cy M ove me n t With T e mpe r atur e
TMS320F28020 TMS320F280200
C4
C3
XCLKOUT
(B)
XCLKIN
(A)
C5
C9
C10
C1
C8
C6
T M S 3 2 0 F 2 8 0 2 1 , T M S 3 2 0 F 2 8 0 2 0 , T M S 3 2 0 F 2 8 0 2 0 0
6 .8 Cl ock Re quir e me n ts an d Char acte r is tics
T abl e 6 -1 0 . XCLKIN T imin g Re quir e me n ts - P LL En abl e d
NO. M IN M AX UNIT
C9 t
f(CI)
Fall time, XCLKIN 6 ns
C10 t
r(CI)
Rise time, XCLKIN 6 ns
C11 t
w(CIL)
Pulse duration, XCLKIN lowas a percentage of t
c(OSCCLK)
45 55 %
C12 t
w(CIH)
Pulse duration, XCLKIN high as a percentage of t
c(OSCCLK)
45 55 %
T abl e 6 -1 1 . XCLKIN T imin g Re quir e me n ts - P LL Dis abl e d
NO. M IN M AX UNIT
C9 t
f(CI)
Fall time, XCLKIN Up to 20 MHz 6 ns
20 MHz to 30 MHz 2
C10 t
r(CI)
Rise time, XCLKIN Up to 20 MHz 6 ns
20 MHz to 30 MHz 2
C11 t
w(CIL)
Pulse duration, XCLKIN lowas a percentage of t
c(OSCCLK)
45 55 %
C12 t
w(CIH)
Pulse duration, XCLKIN high as a percentage of t
c(OSCCLK)
45 55 %
The possible configuration modes are shown in Table 3-19.
T abl e 6 -1 2 . XCLKOUT S witchin g Char acte r is tics (P LL Bypas s e d or En abl e d)
(1 ) (2 )
NO. P ARAM ET ER M IN T YP M AX UNIT
C3 t
f(XCO)
Fall time, XCLKOUT 11 ns
C4 t
r(XCO)
Rise time, XCLKOUT 11 ns
C5 t
w(XCOL)
Pulse duration, XCLKOUT low H 2 H +2 ns
C6 t
w(XCOH)
Pulse duration, XCLKOUT high H 2 H +2 ns
(1) A load of 40 pF is assumed for these parameters.
(2) H =0.5t
c(XCO)
A. The relationship of XCLKIN to XCLKOUT depends on the divide factor chosen. The waveformrelationship shown is
intended to illustrate the timing parameters only and may differ based on actual configuration.
B. XCLKOUT configured to reflect SYSCLKOUT.
F igur e 6 -6 . Cl ock T imin g
TMS320F28020 TMS320F280200
t
w(RSL1)
t
h(boot-mode)
(C)
V V
(3.3 V)
DDIO DDA
,
INTOSC1
X1/X2
XRS
(D)
Boot-Mode
Pins
V (1.8 V)
DD
XCLKOUT
I/O Pins
User-code dependent
User-code dependent
Boot-ROM execution starts
Peripheral/GPIO function
Based on boot code
GPIO pins as input
GPIO pins as input (state depends on internal PU/PD)
(E)
t
OSCST
User-code dependent
Address/Data/
Control
(Internal)
Address/data valid, internal boot-ROM code execution phase
User-code execution phase t
d(EX)
t
INTOSCST
(A)
(B)
T M S 3 2 0 F 2 8 0 2 1 , T M S 3 2 0 F 2 8 0 2 0 , T M S 3 2 0 F 2 8 0 2 0 0
6 .9 P owe r S e que n cin g
There is no power sequencing requirement needed to ensure the device is in the proper state after reset
or to prevent the I/Os fromglitching during power up/down (GPIO19, GPIO3438 do not have glitch-free
I/Os). No voltage larger than a diode drop (0.7 V) above V
DDIO
should be applied to any digital pin (for
analog pins, it is 0.7 V above V
DDA
) prior to powering up the device. Voltages applied to pins on an
unpowered device can bias internal p-n junctions in unintended ways and produce unpredictable results.
A. Upon power up, SYSCLKOUT is OSCCLK/4. Since the XCLKOUTDIV bits in the XCLK register come up with a reset
state of 0, SYSCLKOUT is further divided by 4 before it appears at XCLKOUT. XCLKOUT =OSCCLK/16 during this
phase.
B. Boot ROM configures the DIVSEL bits for /1 operation. XCLKOUT = OSCCLK/4 during this phase. Note that
XCLKOUT will not be visible at the pin until explicitly configured by user code.
C. After reset, the boot ROM code samples Boot Mode pins. Based on the status of the Boot Mode pin, the boot code
branches to destination memory or boot code function. If boot ROM code executes after power-on conditions (in
debugger environment), the boot code execution time is based on the current SYSCLKOUT speed. The SYSCLKOUT
will be based on user environment and could be with or without PLL enabled.
D. Using the XRS pin is optional due to the on-chip power-on reset (POR) circuitry.
E. The internal pullup/pulldown will take effect when BOR is driven high.
F igur e 6 -7 . P owe r -on Re s e t
TMS320F28020 TMS320F280200
t
h(boot-mode)
(A)
t
w(RSL2)
INTOSC1
X1/X2
XRS
Boot-Mode
Pins
XCLKOUT
I/O Pins
Address/Data/
Control
(Internal)
Boot-ROM Execution Starts
User-Code Execution Starts
User-Code Dependent
User-Code Execution Phase
User-Code Dependent
User-Code Execution
Peripheral/GPIO Function
User-Code Dependent
GPIO Pins as Input (State Depends on Internal PU/PD)
GPIO Pins as Input
Peripheral/GPIO Function
t
d(EX)
T M S 3 2 0 F 2 8 0 2 1 , T M S 3 2 0 F 2 8 0 2 0 , T M S 3 2 0 F 2 8 0 2 0 0
T abl e 6 -1 3 . Re s e t (XRS ) T imin g Re quir e me n ts
M IN NOM M AX UNIT
t
h(boot-mode)
Hold time for boot-mode pins 1000t
c(SCO)
cycles
t
w(RSL2)
Pulse duration, XRS lowon warmreset 32t
c(OSCCLK)
cycles
T abl e 6 -1 4. Re s e t (XRS ) S witchin g Char acte r is tics
t
w(RSL1)
Pulse duration, XRS driven by device 600 s
Pulse duration, reset pulse generated by
t
w(WDRS)
512t
c(OSCCLK)
cycles
watchdog
t
d(EX)
Delay time, address/data valid after XRS high 32t
c(OSCCLK)
cycles
t
INTOSCST
Start up time, internal zero-pin oscillator 3 s
t
OSCST
(1)
On-chip crystal-oscillator start-up time 1 10 ms
(1) Dependent on crystal/resonator and board design.
A. After reset, the Boot ROM code samples BOOT Mode pins. Based on the status of the Boot Mode pin, the boot code
branches to destination memory or boot code function. If Boot ROM code executes after power-on conditions (in
debugger environment), the Boot code execution time is based on the current SYSCLKOUT speed. The
SYSCLKOUT will be based on user environment and could be with or without PLL enabled.
F igur e 6 -8 . War m Re s e t
TMS320F28020 TMS320F280200
GPIO
t
r(GPO)
t
f(GPO)
OSCCLK
SYSCLKOUT
Write to PLLCR
OSCCLK * 2
(Current CPU
Frequency)
OSCCLK/2
(CPU frequency while PLL is stabilizing
with the desired frequency. This period
(PLL lock-up time t ) is 1 ms long.)
p
OSCCLK * 4
(Changed CPU frequency)
T M S 3 2 0 F 2 8 0 2 1 , T M S 3 2 0 F 2 8 0 2 0 , T M S 3 2 0 F 2 8 0 2 0 0
Figure 6-9 shows an example for the effect of writing into PLLCR register. In the first phase, PLLCR =
0x0004 and SYSCLKOUT =OSCCLK x 2. The PLLCR is then written with 0x0008. Right after the PLLCR
register is written, the PLL lock-up phase begins. During this phase, SYSCLKOUT =OSCCLK/2. After the
PLL lock-up is complete, SYSCLKOUT reflects the newoperating frequency, OSCCLK x 4.
F igur e 6 -9. Exampl e of Effe ct of Wr itin g In to P LLCR Re gis te r
6 .1 0 Ge n e r al -P ur pos e In put/Output (GP IO)
6.10.1 GPIO - Output Timing
T abl e 6 -1 5. Ge n e r al -P ur pos e Output S witchin g Char acte r is tics
P ARAM ET ER M IN M AX UNIT
t
r(GPO)
Rise time, GPIO switching lowto high All GPIOs 13
(1)
ns
t
f(GPO)
Fall time, GPIO switching high to low All GPIOs 13
(1)
ns
t
fGPO
Toggling frequency 15 MHz
(1) Rise time and fall time vary with electrical loading on I/O pins. Values given in Table 6-15 are applicable for a 40-pF load on I/O pins.
F igur e 6 -1 0 . Ge n e r al -P ur pos e Output T imin g
TMS320F28020 TMS320F280200
GPIO Signal
1
Sampling Window
Output From
Qualifier
1 1 1 1 1 1 1 1 1 1 1 0 0 0 0 0 0 0 0 0 0
SYSCLKOUT
QUALPRD = 1
(SYSCLKOUT/2)
(A)
GPxQSELn = 1,0 (6 samples)
[(SYSCLKOUT cycle * 2 * QUALPRD) * 5 ]
(C)
Sampling Period determined
by GPxCTRL[QUALPRD]
(B)
(D)
t
w(SP)
t
w(IQSW)
T M S 3 2 0 F 2 8 0 2 1 , T M S 3 2 0 F 2 8 0 2 0 , T M S 3 2 0 F 2 8 0 2 0 0
6.10.2 GPIO - Input Timing
T abl e 6 -1 6 . Ge n e r al -P ur pos e In put T imin g Re quir e me n ts
M IN M AX UNIT
QUALPRD =0 1t
c(SCO)
cycles
t
w(SP)
Sampling period
QUALPRD 0 2t
c(SCO)
* QUALPRD cycles
t
w(IQSW)
Input qualifier sampling window t
w(SP)
* (n
(1)
1) cycles
Synchronous mode 2t
c(SCO)
cycles
t
w(GPI)
(2)
Pulse duration, GPIO low/high
With input qualifier t
w(IQSW)
+t
w(SP)
+1t
c(SCO)
cycles
(1) "n" represents the number of qualification samples as defined by GPxQSELn register.
(2) For t
w(GPI)
, pulse width is measured fromV
IL
to V
IL
for an active lowsignal and V
IH
to V
IH
for an active high signal.
A. This glitch will be ignored by the input qualifier. The QUALPRD bit field specifies the qualification sampling period. It
can vary from00 to 0xFF. If QUALPRD =00, then the sampling period is 1 SYSCLKOUT cycle. For any other value
"n", the qualification sampling period in 2n SYSCLKOUT cycles (that is, at every 2n SYSCLKOUT cycles, the GPIO
pin will be sampled).
B. The qualification period selected via the GPxCTRL register applies to groups of 8 GPIO pins.
C. The qualification block can take either three or six samples. The GPxQSELn Register selects which sample mode is
used.
D. In the example shown, for the qualifier to detect the change, the input should be stable for 10 SYSCLKOUT cycles or
greater. In other words, the inputs should be stable for (5 x QUALPRD x 2) SYSCLKOUT cycles. This would ensure
5 sampling periods for detection to occur. Since external signals are driven asynchronously, an 13-SYSCLKOUT-wide
pulse ensures reliable recognition.
F igur e 6 -1 1 . S ampl in g M ode
TMS320F28020 TMS320F280200
V
DDIO
V
SS
V
SS
2 pF
> 1 MS
GPIOxn
SYSCLK
t
w(GPI)
T M S 3 2 0 F 2 8 0 2 1 , T M S 3 2 0 F 2 8 0 2 0 , T M S 3 2 0 F 2 8 0 2 0 0
6.10.3 Sampling Window Width for Input Signals
The following section summarizes the sampling window width for input signals for various input qualifier
configurations.
Sampling frequency denotes howoften a signal is sampled with respect to SYSCLKOUT.
Sampling frequency =SYSCLKOUT/(2 * QUALPRD), if QUALPRD 0
Sampling frequency =SYSCLKOUT, if QUALPRD =0
Sampling period =SYSCLKOUT cycle x 2 x QUALPRD, if QUALPRD 0
In the above equations, SYSCLKOUT cycle indicates the time period of SYSCLKOUT.
Sampling period =SYSCLKOUT cycle, if QUALPRD =0
In a given sampling window, either 3 or 6 samples of the input signal are taken to determine the validity of
the signal. This is determined by the value written to GPxQSELn register.
Cas e 1 :
Qualification using 3 samples
Sampling windowwidth =(SYSCLKOUT cycle x 2 x QUALPRD) x 2, if QUALPRD 0
Sampling windowwidth =(SYSCLKOUT cycle) x 2, if QUALPRD =0
Cas e 2 :
Qualification using 6 samples
Sampling windowwidth =(SYSCLKOUT cycle x 2 x QUALPRD) x 5, if QUALPRD 0
Sampling windowwidth =(SYSCLKOUT cycle) x 5, if QUALPRD =0
F igur e 6 -1 2 . Ge n e r al -P ur pos e In put T imin g
F igur e 6 -1 3 . In put Re s is tan ce M ode l for a GP IO P in With an In te r n al P ul l -up
TMS320F28020 TMS320F280200
WAKE INT
(A)(B)
XCLKOUT
Address/Data
(internal)
t
d(WAKEIDLE)
t
w(WAKEINT)
T M S 3 2 0 F 2 8 0 2 1 , T M S 3 2 0 F 2 8 0 2 0 , T M S 3 2 0 F 2 8 0 2 0 0
6.10.4 Low-Power Mode Wakeup Timing
Table 6-17 shows the timing requirements, Table 6-18 shows the switching characteristics, and Figure 6-
14 shows the timing diagramfor IDLE mode.
T abl e 6 -1 7 . IDLE M ode T imin g Re quir e me n ts
(1 )
M IN NOM M AX UNIT
Without input qualifier 2t
c(SCO)
t
w(WAKE-INT)
Pulse duration, external wake-up signal cycles
With input qualifier 5t
c(SCO)
+t
w(IQSW)
(1) For an explanation of the input qualifier parameters, see Table 6-16.
T abl e 6 -1 8 . IDLE M ode S witchin g Char acte r is tics
(1 )
Delay time, external wake signal to programexecution resume
(2)
cycles
c(SCO)
cycles
Wake-up fromFlash
Flash module in active state With input qualifier 20t
c(SCO)
+t
w(IQSW)
t
d(WAKE-IDLE)
c(SCO)
cycles
Wake-up fromFlash
Flash module in sleep state With input qualifier 1050t
c(SCO)
+t
w(IQSW)
c(SCO)
cycles
Wake-up fromSARAM
c(SCO)
+t
w(IQSW)
(2) This is the time taken to begin execution of the instruction that immediately follows the IDLE instruction. execution of an ISR (triggered
by the wake-up) signal involves additional latency.
A. WAKE INT can be any enabled interrupt, WDINT or XRS.
B. Fromthe time the IDLE instruction is executed to place the device into low-power mode (LPM), wakeup should not be
initiated until at least 4 OSCCLK cycles have elapsed.
F igur e 6 -1 4. IDLE En tr y an d Exit T imin g
TMS320F28020 TMS320F280200
T M S 3 2 0 F 2 8 0 2 1 , T M S 3 2 0 F 2 8 0 2 0 , T M S 3 2 0 F 2 8 0 2 0 0
T abl e 6 -1 9. S T ANDBY M ode T imin g Re quir e me n ts
T ES T CONDIT IONS M IN NOM M AX UNIT
Without input qualification 3t
c(OSCCLK) Pulse duration, external
t
w(WAKE-INT)
cycles
wake-up signal
With input qualification
(1)
(2 +QUALSTDBY) * t
c(OSCCLK)
(1) QUALSTDBY is a 6-bit field in the LPMCR0 register.
T abl e 6 -2 0 . S T ANDBY M ode S witchin g Char acte r is tics
Delay time, IDLE instruction
t
d(IDLE-XCOL)
32t
c(SCO)
45t
c(SCO)
cycles
executed to XCLKOUT low
Delay time, external wake signal to programexecution
cycles
resume
(1)
c(SCO) Wake up fromflash
cycles
Flash module in active
c(SCO)
+t
w(WAKE-INT)
state
t
d(WAKE-STBY)
c(SCO) Wake up fromflash
cycles
Flash module in sleep
c(SCO)
+t
w(WAKE-INT)
state
c(SCO)
cycles
Wake up fromSARAM
c(SCO)
+t
w(WAKE-INT)
(1) This is the time taken to begin execution of the instruction that immediately follows the IDLE instruction. execution of an ISR (triggered
by the wake up signal) involves additional latency.
TMS320F28020 TMS320F280200
t
d(IDLEXCOL)
Wake-up
Signal
(H)
X1/X2 or
XCLKIN
XCLKOUT
Flushing Pipeline
(A)
Device
Status
STANDBY Normal Execution STANDBY
(G) (B)
(C)
(D)(E)
(F)
t
w(WAKE-INT)
t
d(WAKE-STBY)
T M S 3 2 0 F 2 8 0 2 1 , T M S 3 2 0 F 2 8 0 2 0 , T M S 3 2 0 F 2 8 0 2 0 0
A. IDLE instruction is executed to put the device into STANDBY mode.
B. The PLL block responds to the STANDBY signal. SYSCLKOUT is held for the number of cycles indicated below
before being turned off:
16 cycles, when DIVSEL =00 or 01
32 cycles, when DIVSEL =10
This delay enables the CPU pipeline and any other pending operations to flush properly.
C. Clock to the peripherals are turned off. However, the PLL and watchdog are not shut down. The device is now in
STANDBY mode.
D. The external wake-up signal is driven active.
E. The wake-up signal fed to a GPIO pin to wake up the device must meet the minimum pulse width requirement.
Furthermore, this signal must be free of glitches. If a noisy signal is fed to a GPIO pin, the wake-up behavior of the
device will not be deterministic and the device may not exit low-power mode for subsequent wake-up pulses.
F. After a latency period, the STANDBY mode is exited.
G. Normal execution resumes. The device will respond to the interrupt (if enabled).
H. Fromthe time the IDLE instruction is executed to place the device into low-power mode (LPM), wakeup should not be
F igur e 6 -1 5. S T ANDBY En tr y an d Exit T imin g Diagr am
T abl e 6 -2 1 . HALT M ode T imin g Re quir e me n ts
M IN NOM M AX UNIT
t
w(WAKE-GPIO)
Pulse duration, GPIO wake-up signal t
oscst
+2t
c(OSCCLK)
cycles
t
w(WAKE-XRS)
Pulse duration, XRS wakeup signal t
oscst
+8t
c(OSCCLK)
cycles
T abl e 6 -2 2 . HALT M ode S witchin g Char acte r is tics
t
d(IDLE-XCOL)
Delay time, IDLE instruction executed to XCLKOUT low 32t
c(SCO)
45t
c(SCO)
cycles
t
p
PLL lock-up time 1 ms
Delay time, PLL lock to programexecution resume
1125t
c(SCO)
cycles Wake up fromflash
t
d(WAKE-HALT)
Flash module in sleep state
35t
c(SCO)
cycles
Wake up fromSARAM
TMS320F28020 TMS320F280200
t
d(IDLEXCOL)
X1/X2 or
XCLKIN
XCLKOUT
HALT HALT
Wake-up Latency
Flushing Pipeline
t
d(WAKEHALT
Device
Status
PLL Lock-up Time
Normal
Execution
t
w(WAKE-GPIO)
GPIOn
(I)
Oscillator Start-up Time
(A)
(G)
(C)
(D)(E)
(F)
(B)
(H)
)
t
p
T M S 3 2 0 F 2 8 0 2 1 , T M S 3 2 0 F 2 8 0 2 0 , T M S 3 2 0 F 2 8 0 2 0 0
A. IDLE instruction is executed to put the device into HALT mode.
B. The PLL block responds to the HALT signal. SYSCLKOUT is held for the number of cycles indicated below before
oscillator is turned off and the CLKIN to the core is stopped:
16 cycles, when DIVSEL =00 or 01
This delay enables the CPU pipeline and any other pending operations to flush properly.
C. Clocks to the peripherals are turned off and the PLL is shut down. If a quartz crystal or ceramic resonator is used as
the clock source, the internal oscillator is shut down as well. The device is now in HALT mode and consumes
absolute minimum power. It is possible to keep the zero-pin internal oscillators (INTOSC1 and INTOSC2) and the
watchdog alive in HALT mode. This is done by writing to the appropriate bits in the CLKCTL register.
D. When the GPIOn pin (used to bring the device out of HALT) is driven low, the oscillator is turned on and the oscillator
wake-up sequence is initiated. The GPIO pin should be driven high only after the oscillator has stabilized. This
enables the provision of a clean clock signal during the PLL lock sequence. Since the falling edge of the GPIO pin
asynchronously begins the wakeup procedure, care should be taken to maintain a low noise environment prior to
entering and during HALT mode.
E. The wake-up signal fed to a GPIO pin to wake up the device must meet the minimum pulse width requirement.
Furthermore, this signal must be free of glitches. If a noisy signal is fed to a GPIO pin, the wake-up behavior of the
device will not be deterministic and the device may not exit low-power mode for subsequent wake-up pulses.
F. Once the oscillator has stabilized, the PLL lock sequence is initiated, which takes 1 ms.
G. When CLKIN to the core is enabled, the device will respond to the interrupt (if enabled), after a latency. The HALT
mode is nowexited.
H. Normal operation resumes.
I. Fromthe time the IDLE instruction is executed to place the device into low-power mode (LPM), wakeup should not be
F igur e 6 -1 6 . HALT Wake -Up Us in g GP IOn
TMS320F28020 TMS320F280200
PWM
(B)
TZ
(A)
SYSCLK
t
w(TZ)
t
d(TZ-PWM)HZ
T M S 3 2 0 F 2 8 0 2 1 , T M S 3 2 0 F 2 8 0 2 0 , T M S 3 2 0 F 2 8 0 2 0 0
6 .1 1 En han ce d Con tr ol P e r iphe r al s
6.11.1 Enhanced Pulse Width Modulator (ePWM) Timing
PWM refers to PWM outputs on ePWM14. Table 6-23 shows the PWM timing requirements and Table 6-
24, switching characteristics.
T abl e 6 -2 3 . e P WM T imin g Re quir e me n ts
(1 )
T ES T CONDIT IONS M IN M AX UNIT
t
w(SYCIN)
Sync input pulse width Asynchronous 2t
c(SCO)
cycles
Synchronous 2t
c(SCO)
cycles
c(SCO)
+t
w(IQSW)
cycles
T abl e 6 -2 4. e P WM S witchin g Char acte r is tics
P ARAM ET ER T ES T CONDIT IONS M IN M AX UNIT
t
w(PWM)
Pulse duration, PWMx output high/low 33.33 ns
t
w(SYNCOUT)
Sync output pulse width 8t
c(SCO)
cycles
t
d(PWM)tza
Delay time, trip input active to PWM forced high no pin load 25 ns
Delay time, trip input active to PWM forced low
t
d(TZ-PWM)HZ
Delay time, trip input active to PWM Hi-Z 20 ns
6.11.2 Trip-Zone Input Timing
T abl e 6 -2 5. T r ip-Zon e In put T imin g Re quir e me n ts
(1 )
M IN M AX UNIT
t
w(TZ)
Pulse duration, TZx input low Asynchronous 2t
c(TBCLK)
cycles
Synchronous 2t
c(TBCLK)
cycles
c(TBCLK)
+t
w(IQSW)
cycles
A. TZ - TZ1, TZ2, TZ3
B. PWM refers to all the PWM pins in the device. The state of the PWM pins after TZ is taken high depends on the PWM
recovery software.
F igur e 6 -1 7 . P WM Hi-Z Char acte r is tics
TMS320F28020 TMS320F280200
ADCSOCAO
ADCSOCBO
or
t
w(ADCSOCL)
T M S 3 2 0 F 2 8 0 2 1 , T M S 3 2 0 F 2 8 0 2 0 , T M S 3 2 0 F 2 8 0 2 0 0
6.11.3 High-Resolution PWM (HRPWM) Timing
Table 6-26 shows the high-resolution PWM switching characteristics.
T abl e 6 -2 6 . High-Re s ol ution P WM Char acte r is tics at S YS CLKOUT = 50 M Hz
(1 )
6 0 M Hz
M IN T YP M AX UNIT
Micro Edge Positioning (MEP) step size
(2)
150 310 ps
(1) The HRPWM operates at a minimumSYSCLKOUT frequency of 50 MHz. Below50 MHz, with device process variation, the MEP step
size may decrease under cold temperature and high core voltage conditions to such a point that 255 MEP steps will not span an entire
SYSCLKOUT cycle.
(2) MaximumMEP step size is based on worst-case process, maximumtemperature and minimumvoltage. MEP step size will increase
with lowvoltage and high temperature and decrease with voltage and cold temperature.
Applications that use the HRPWM feature should use MEP Scale Factor Optimizer (SFO) estimation software functions. See the TI
software libraries for details of using SFO function in end applications. SFO functions help to estimate the number of MEP steps per
SYSCLKOUT period dynamically while the HRPWM is in operation.
6.11.4 Enhanced Capture (eCAP) Timing
Table 6-27 shows the eCAP timing requirement and Table 6-28 shows the eCAP switching characteristics.
T abl e 6 -2 7 . En han ce d Captur e (e CAP ) T imin g Re quir e me n t
(1 )
t
w(CAP)
Capture input pulse width Asynchronous 2t
c(SCO)
cycles
Synchronous 2t
c(SCO)
cycles
c(SCO)
+t
w(IQSW)
cycles
T abl e 6 -2 8 . e CAP S witchin g Char acte r is tics
t
w(APWM)
Pulse duration, APWMx output high/low 20 ns
6.11.5 ADC Start-of-Conversion Timing
T abl e 6 -2 9. Exte r n al ADC S tar t-of-Con ve r s ion S witchin g Char acte r is tics
t
w(ADCSOCL)
Pulse duration, ADCSOCxO low 32t
c(HCO )
cycles
F igur e 6 -1 8 . ADCS OCAO or ADCS OCBO T imin g
TMS320F28020 TMS320F280200
XINT1, XINT2, XINT3
t
w(INT)
Interrupt Vector
t
d(INT)
Address bus
(internal)
T M S 3 2 0 F 2 8 0 2 1 , T M S 3 2 0 F 2 8 0 2 0 , T M S 3 2 0 F 2 8 0 2 0 0
6.11.6 External Interrupt Timing
T abl e 6 -3 0 . Exte r n al In te r r upt T imin g Re quir e me n ts
(1 )
t
w(INT)
(2)
Pulse duration, INT input low/high Synchronous 1t
c(SCO)
cycles
With qualifier 1t
c(SCO)
+t
w(IQSW)
cycles
(2) This timing is applicable to any GPIO pin configured for ADCSOC functionality.
T abl e 6 -3 1 . Exte r n al In te r r upt S witchin g Char acte r is tics
(1 )
t
d(INT)
Delay time, INT low/high to interrupt-vector fetch t
w(IQSW)
+12t
c(SCO)
cycles
F igur e 6 -1 9. Exte r n al In te r r upt T imin g
TMS320F28020 TMS320F280200
T M S 3 2 0 F 2 8 0 2 1 , T M S 3 2 0 F 2 8 0 2 0 , T M S 3 2 0 F 2 8 0 2 0 0
6.11.7 I
2
C Electrical Specification and Timing
T abl e 6 -3 2 . I
2
C T imin g
f
SCL
SCL clock frequency I
2
C clock module frequency is between 400 kHz
7 MHz and 12 MHz and I
2
C prescaler and
clock divider registers are configured
appropriately
v
il
Lowlevel input voltage 0.3 V
DDIO
V
V
ih
High level input voltage 0.7 V
DDIO
V
V
hys
Input hysteresis 0.05 V
DDIO
V
V
ol
Lowlevel output voltage 3 mA sink current 0 0.4 V
t
LOW
Lowperiod of SCL clock I
2
C clock module frequency is between 1.3 s
2
C prescaler and
appropriately
t
HIGH
High period of SCL clock I
2
C clock module frequency is between 0.6 s
2
C prescaler and
appropriately
l
I
Input current with an input voltage 10 10 A
between 0.1 V
DDIO
and 0.9 V
DDIO
MAX
6.11.8 Serial Peripheral Interface (SPI) Master Mode Timing
Table 6-33 lists the master mode timing (clock phase = 0) and Table 6-34 lists the timing (clock
phase =1). Figure 6-20 and Figure 6-21 showthe timing waveforms.
TMS320F28020 TMS320F280200
T M S 3 2 0 F 2 8 0 2 1 , T M S 3 2 0 F 2 8 0 2 0 , T M S 3 2 0 F 2 8 0 2 0 0
T abl e 6 -3 3 . S P I M as te r M ode Exte r n al T imin g (Cl ock P has e = 0 )
(1 ) (2 ) (3 ) (4) (5)
S P I WHEN (S P IBRR + 1 ) IS EVEN OR S P I WHEN (S P IBRR + 1 ) IS ODD
S P IBRR = 0 OR 2 AND S P IBRR > 3
NO. UNIT
M IN M AX M IN M AX
1 t
c(SPC)M
Cycle time, SPICLK 4t
c(LCO)
128t
c(LCO)
5t
c(LCO)
127t
c(LCO)
ns
2 t
w(SPCH)M
Pulse duration, SPICLK high 0.5t
c(SPC)M
10 0.5t
c(SPC)M
0.5t
c(SPC)M
0.5t
c(LCO)
10 0.5t
c(SPC)M
0.5t
c(LCO)
ns
(clock polarity =0)
t
w(SPCL)M
Pulse duration, SPICLK low 0.5t
c(SPC)M
10 0.5t
c(SPC)M
0.5t
c(SPC)M
0.5t
c(LCO)
10 0.5t
c(SPC)M
0.5t
c(LCO)
(clock polarity =1)
3 t
w(SPCL)M
c(SPC)M
10 0.5
tc(SPC)M
0.5t
c(SPC)M
+0.5t
c(LCO)
10 0.5t
c(SPC)M
+0.5t
c(LCO)
ns
(clock polarity =0)
t
w(SPCH)M
Pulse duration, SPICLK high 0.5
tc(SPC)M
10 0.5t
c(SPC)M
0.5t
c(SPC)M
+0.5t
c(LCO)
10 0.5t
c(SPC)M
+0.5t
c(LCO)
(clock polarity =1)
4 t
d(SPCH-SIMO)M
Delay time, SPICLK high to SPISIMO 10 10 ns
valid (clock polarity =0)
t
d(SPCL-SIMO)M
Delay time, SPICLK lowto SPISIMO 10 10
valid (clock polarity =1)
5 t
v(SPCL-SIMO)M
Valid time, SPISIMO data valid after 0.5t
c(SPC)M
10 0.5t
c(SPC)M
+0.5t
c(LCO)
10 ns
SPICLK low(clock polarity =0)
t
v(SPCH-SIMO)M
c(SPC)M
10 0.5t
c(SPC)M
+0.5t
c(LCO)
10
SPICLK high (clock polarity =1)
8 t
su(SOMI-SPCL)M
Setup time, SPISOMI before SPICLK 26 26 ns
low(clock polarity =0)
t
su(SOMI-SPCH)M
Setup time, SPISOMI before SPICLK 26 26
high (clock polarity =1)
9 t
v(SPCL-SOMI)M
Valid time, SPISOMI data valid after 0.25t
c(SPC)M
10 0.5t
c(SPC)M
0.5t
c(LCO)
10 ns
t
v(SPCH-SOMI)M
c(SPC)M
10 0.5t
c(SPC)M
0.5t
c(LCO)
10
(1) The MASTER / SLAVE bit (SPICTL.2) is set and the CLOCK PHASE bit (SPICTL.3) is cleared.
(2) t
c(SPC)
=SPI clock cycle time =LSPCLK/4 or LSPCLK/(SPIBRR +1)
(3) t
c(LCO)
=LSPCLK cycle time
(4) Internal clock prescalers must be adjusted such that the SPI clock speed is limited to the following SPI clock rate:
Master mode transmit 15-MHz MAX, master mode receive 10-MHz MAX
Slave mode transmit 10-MHz MAX, slave mode receive 10-MHz MAX.
(5) The active edge of the SPICLK signal referenced is controlled by the clock polarity bit (SPICCR.6).
TMS320F28020 TMS320F280200
9
4
SPISOMI
SPISIMO
SPICLK
(clock polarity = 1)
SPICLK
Master In Data
Must Be Valid
Master Out Data Is Valid
SPISTE
(A)
1
2
3
5
8
T M S 3 2 0 F 2 8 0 2 1 , T M S 3 2 0 F 2 8 0 2 0 , T M S 3 2 0 F 2 8 0 2 0 0
A. In the master mode, SPISTE goes active 0.5t
c(SPC)
(minimum) before valid SPI clock edge. On the trailing end of the word, the SPISTE will go inactive 0.5t
c(SPC)
after
the receiving edge (SPICLK) of the last data bit, except that SPISTE stays active between back-to-back transmit words in both FIFO and non-FIFO modes.
F igur e 6 -2 0 . S P I M as te r M ode Exte r n al T imin g (Cl ock P has e = 0 )
TMS320F28020 TMS320F280200
T M S 3 2 0 F 2 8 0 2 1 , T M S 3 2 0 F 2 8 0 2 0 , T M S 3 2 0 F 2 8 0 2 0 0
T abl e 6 -3 4. S P I M as te r M ode Exte r n al T imin g (Cl ock P has e = 1 )
(1 ) (2 ) (3 ) (4) (5)
S P I WHEN (S P IBRR + 1 ) IS EVEN S P I WHEN (S P IBRR + 1 ) IS ODD
OR S P IBRR = 0 OR 2 AND S P IBRR > 3
NO. UNIT
M IN M AX M IN M AX
1 t
c(SPC)M
c(LCO)
128t
c(LCO)
5t
c(LCO)
127t
c(LCO)
ns
2 t
w(SPCH)M
c(SPC)M
10 0.5t
c(SPC)M
0.5t
c(SPC)M
0.5t
c (LCO)
10 0.5t
c(SPC)M
0.5t
c(LCO)
ns
(clock polarity =0)
t
w(SPCL))M
c(SPC)M
10 0.5t
c(SPC)M
0.5t
c(SPC)M
0.5t
c (LCO)
10 0.5t
c(SPC)M
0.5t
c(LCO
(clock polarity =1)
3 t
w(SPCL)M
c(SPC)M
10 0.5t
c(SPC)M
0.5t
c(SPC)M
+0.5t
c(LCO)
10 0.5t
c(SPC)M
+0.5t
c(LCO)
ns
(clock polarity =0)
t
w(SPCH)M
c(SPC)M
10 0.5t
c(SPC)M
0.5
tc(SPC)M
+0.5t
c(LCO)
10 0.5t
c(SPC)M
+0.5t
c(LCO)
(clock polarity =1)
6 t
su(SIMO-SPCH)M
Setup time, SPISIMO data valid 0.5t
c(SPC)M
10 0.5t
c(SPC)M
10 ns
before SPICLK high
(clock polarity =0)
t
su(SIMO-SPCL)M
Setup time, SPISIMO data valid 0.5t
c(SPC)M
10 0.5t
c(SPC)M
10
before SPICLK low
(clock polarity =1)
7 t
v(SPCH-SIMO)M
c(SPC)M
10 0.5t
c(SPC)M
10 ns
t
v(SPCL-SIMO)M
c(SPC)M
10 0.5t
c(SPC)M
10
10 t
su(SOMI-SPCH)M
Setup time, SPISOMI before 26 26 ns
t
su(SOMI-SPCL)M
Setup time, SPISOMI before 26 26
11 t
v(SPCH-SOMI)M
c(SPC)M
10 0.5t
c(SPC)M
10 ns
t
v(SPCL-SOMI)M
Valid time, SPISOMI data valid after 0.25
tc(SPC)M
10 0.5
tc(SPC)M
10
(1) The MASTER/SLAVE bit (SPICTL.2) is set and the CLOCK PHASE bit (SPICTL.3) is set.
(2) t
c(SPC)
(4) t
c(LCO)
=LSPCLK cycle time
(5) The active edge of the SPICLK signal referenced is controlled by the CLOCK POLARITY bit (SPICCR.6).
TMS320F28020 TMS320F280200
Data Valid
11
SPISOMI
SPISIMO
SPICLK
SPICLK
Master in data
must be valid
Master out data Is valid
1
7
6
10
3
2
SPISTE
(A)
T M S 3 2 0 F 2 8 0 2 1 , T M S 3 2 0 F 2 8 0 2 0 , T M S 3 2 0 F 2 8 0 2 0 0
A. In the master mode, SPISTE goes active 0.5t
c(SPC)
(minimum) before valid SPI clock edge. On the trailing end of the word, the SPISTE will go inactive 0.5t
c(SPC)
after
the receiving edge (SPICLK) of the last data bit, except that SPISTE stays active between back-to-back transmit words in both FIFO and non-FIFO modes.
F igur e 6 -2 1 . S P I M as te r M ode Exte r n al T imin g (Cl ock P has e = 1 )
TMS320F28020 TMS320F280200
20
15
SPISIMO
SPISOMI
SPICLK
SPICLK
SPISIMO data
must be valid
SPISOMI data Is valid
19
16
14
13
12
SPISTE
(A)
T M S 3 2 0 F 2 8 0 2 1 , T M S 3 2 0 F 2 8 0 2 0 , T M S 3 2 0 F 2 8 0 2 0 0
6.11.9 SPI Slave Mode Timing
Table 6-35 lists the slave mode external timing (clock phase =0) and Table 6-36 (clock phase =1).
Figure 6-22 and Figure 6-23 showthe timing waveforms.
T abl e 6 -3 5. S P I S l ave M ode Exte r n al T imin g (Cl ock P has e = 0 )
(1 ) (2 ) (3 ) (4) (5)
NO. M IN M AX UNIT
12 t
c(SPC)S
c(LCO)
ns
13 t
w(SPCH)S
Pulse duration, SPICLK high (clock polarity =0) 0.5t
c(SPC)S
10 0.5t
c(SPC)S
ns
t
w(SPCL)S
Pulse duration, SPICLK low(clock polarity =1) 0.5t
c(SPC)S
10 0.5t
c(SPC)S
14 t
w(SPCL)S
c(SPC)S
10 0.5t
c(SPC)S
ns
t
w(SPCH)S
c(SPC)S
10 0.5t
c(SPC)S
15 t
d(SPCH-SOMI)S
Delay time, SPICLK high to SPISOMI valid (clock polarity =0) 21 ns
t
d(SPCL-SOMI)S
Delay time, SPICLK lowto SPISOMI valid (clock polarity =1) 21
16 t
v(SPCL-SOMI)S
Valid time, SPISOMI data valid after SPICLK low(clock polarity =0) 0.75t
c(SPC)S
ns
t
v(SPCH-SOMI)S
Valid time, SPISOMI data valid after SPICLK high (clock polarity =1) 0.75t
c(SPC)S
19 t
su(SIMO-SPCL)S
Setup time, SPISIMO before SPICLK low(clock polarity =0) 26 ns
t
su(SIMO-SPCH)S
Setup time, SPISIMO before SPICLK high (clock polarity =1) 26
20 t
v(SPCL-SIMO)S
Valid time, SPISIMO data valid after SPICLK low(clock polarity =0) 0.5t
c(SPC)S
10 ns
t
v(SPCH-SIMO)S
Valid time, SPISIMO data valid after SPICLK high (clock polarity =1) 0.5t
c(SPC)S
10
(1) The MASTER / SLAVE bit (SPICTL.2) is cleared and the CLOCK PHASE bit (SPICTL.3) is cleared.
(2) t
c(SPC)
(4) t
c(LCO)
=LSPCLK cycle time
A. In the slave mode, the SPISTE signal should be asserted lowat least 0.5t
c(SPC)
(minimum) before the valid SPI clock
edge and remain lowfor at least 0.5t
c(SPC)
after the receiving edge (SPICLK) of the last data bit.
F igur e 6 -2 2 . S P I S l ave M ode Exte r n al T imin g (Cl ock P has e = 0 )
TMS320F28020 TMS320F280200
Data Valid
22
SPISIMO
SPISOMI
SPICLK
SPICLK
SPISIMO data
must be valid
SPISOMI data is valid
21
12
18
17
14
13
SPISTE
(A)
T M S 3 2 0 F 2 8 0 2 1 , T M S 3 2 0 F 2 8 0 2 0 , T M S 3 2 0 F 2 8 0 2 0 0
T abl e 6 -3 6 . S P I S l ave M ode Exte r n al T imin g (Cl ock P has e = 1 )
(1 ) (2 ) (3 ) (4)
NO. M IN M AX UNIT
12 t
c(SPC)S
c(LCO)
ns
13 t
w(SPCH)S
c(SPC)S
10 0.5t
c(SPC)S
ns
t
w(SPCL)S
c(SPC)S
10 0.5t
c(SPC) S
14 t
w(SPCL)S
c(SPC)S
10 0.5t
c(SPC) S
ns
t
w(SPCH)S
c(SPC)S
10 0.5t
c(SPC)S
17 t
su(SOMI-SPCH)S
Setup time, SPISOMI before SPICLK high (clock polarity =0) 0.125t
c(SPC)S
ns
t
su(SOMI-SPCL)S
Setup time, SPISOMI before SPICLK low(clock polarity =1) 0.125t
c(SPC)S
18 t
v(SPCL-SOMI)S
Valid time, SPISOMI data valid after SPICLK low 0.75t
c(SPC)S
ns
(clock polarity =1)
t
v(SPCH-SOMI)S
Valid time, SPISOMI data valid after SPICLK high 0.75t
c(SPC) S
(clock polarity =0)
21 t
su(SIMO-SPCH)S
Setup time, SPISIMO before SPICLK high (clock polarity =0) 26 ns
t
su(SIMO-SPCL)S
Setup time, SPISIMO before SPICLK low(clock polarity =1) 26
22 t
v(SPCH-SIMO)S
Valid time, SPISIMO data valid after SPICLK high 0.5t
c(SPC)S
10 ns
(clock polarity =0)
t
v(SPCL-SIMO)S
Valid time, SPISIMO data valid after SPICLK low 0.5t
c(SPC)S
10
(clock polarity =1)
(1) The MASTER / SLAVE bit (SPICTL.2) is cleared and the CLOCK PHASE bit (SPICTL.3) is cleared.
(2) t
c(SPC)
A. In the slave mode, the SPISTE signal should be asserted low at least 0.5t
c(SPC)
before the valid SPI clock edge and
remain lowfor at least 0.5t
c(SPC)
after the receiving edge (SPICLK) of the last data bit.
F igur e 6 -2 3 . S P I S l ave M ode Exte r n al T imin g (Cl ock P has e = 1 )
TMS320F28020 TMS320F280200
S
e
t
t
l
i
n
g

T
i
m
e

(
n
s
)
0
100
200
300
400
500
600
700
800
900
1000
1100
0 50 100 150 200 250 300 350 400 450 500
DAC Step Size (Codes)
15 Codes 7 Codes 3 Codes 1 Code DAC Accuracy
T M S 3 2 0 F 2 8 0 2 1 , T M S 3 2 0 F 2 8 0 2 0 , T M S 3 2 0 F 2 8 0 2 0 0
6.11.10 On-Chip Comparator/DAC
T abl e 6 -3 7 . El e ctr ical Char acte r is tics of the Compar ator /DAC
CHARACT ERIS T IC M IN T YP M AX UNIT S
Compar ator
Comparator Input Range V
SSA
V
DDA
V
Comparator response time to PWM Trip Zone (Async) 30 ns
Input Offset 5 mV
Input Hysteresis
(1)
35 mV
DAC
DAC Output Range V
SSA
V
DDA
V
DAC resolution 10 bits
DAC settling time See Figure 6-
24
DAC Gain 1.5 %
DAC Offset 10 mV
Monotonic Yes
INL 3 LSB
(1) Hysteresis on the comparator inputs is achieved with a Schmidt trigger configuration. This results in an effective 100-k feedback
resistance between the output of the comparator and the non-inverting input of the comparator. There is an option to disable the
hysteresis and, with it, the feedback resistance; see the TMS320x2802x, 2803x Piccolo Analog-to-Digital Converter (ADC) and
Comparator Reference Guide (literature number SPRUGE5) for more information on this option if needed in your system.
F igur e 6 -2 4. DAC S e ttl in g T ime
TMS320F28020 TMS320F280200
T M S 3 2 0 F 2 8 0 2 1 , T M S 3 2 0 F 2 8 0 2 0 , T M S 3 2 0 F 2 8 0 2 0 0
6.11.11 On-Chip Analog-to-Digital Converter
T abl e 6 -3 8 . ADC El e ctr ical Char acte r is tics
DC S P ECIF ICAT IONS
Resolution 12 Bits
ADC clock 60-MHz device 0.001 60 MHz
Sample Window 28027/26/23/22 7 64 ADC
Clocks
28021/20/200 14 64
ACCURACY
INL (Integral nonlinearity) at ADC Clock 30 MHz
(1)
4 4 LSB
DNL (Differential nonlinearity) at ADC Clock 30 MHz, 1 1 LSB
no missing codes
Offset error
(2)
Executing Device_Cal 20 0 20 LSB
function
Executing periodic self- 4 0 4
recalibration
(3)
Overall gain error with internal reference 60 60 LSB
Overall gain error with external reference 40 40 LSB
Channel-to-channel offset variation 4 4 LSB
Channel-to-channel gain variation 4 4 LSB
ADC temperature coefficient with internal reference 50 ppm/C
ADC temperature coefficient with external reference 20 ppm/C
V
REFLO
100 A
V
REFHI
100 A
ANALOG INP UT
Analog input voltage with internal reference 0 3.3 V
Analog input voltage with external reference V
REFLO
V
REFHI
V
V
REFLO
input voltage
(4)
V
SSA
V
SSA
V
V
REFHI
input voltage
(5)
with V
REFLO
=V
SSA
1.98 V
DDA
V
Input capacitance 5 pF
Input leakage current 5 A
(1) INL will degrade when the ADC input voltage goes above V
DDA
.
(2) 1 LSB has the weighted value of full-scale range (FSR)/4096. FSR is 3.3 V with internal reference and V
REFHI
- V
REFLO
for external
reference.
(3) Periodic self-recalibration will remove system-level and temperature dependencies on the ADC zero offset error. This can be performed
as needed in the application without sacrificing an ADC channel by using the procedure listed in the "ADC Zero Offset Calibration"
section of the TMS320x2802x, 2803x Piccolo Analog-to-Digital Converter (ADC) and Comparator Reference Guide (literature number
SPRUGE5).
(4) V
REFLO
is always connected to V
SSA
.
(5) V
REFHI
must not exceed V
DDA
when using either internal or external reference modes. Since V
REFHI
is tied to ADCINA0, the input signal
on ADCINA0 must not exceed V
DDA
.
TMS320F28020 TMS320F280200
ADCPWDN/
ADCBGPWD/
ADCREFPWD/
ADCENABLE
Request for ADC
Conversion
td(PWD)
T M S 3 2 0 F 2 8 0 2 1 , T M S 3 2 0 F 2 8 0 2 0 , T M S 3 2 0 F 2 8 0 2 0 0
T abl e 6 -3 9. ADC P owe r M ode s
ADC OP ERAT ING M ODE CONDIT IONS I
DDA
UNIT S
Mode A Operating Mode ADC Clock Enabled 13 mA
Bandgap On (ADCBGPWD =1)
Reference On (ADCREFPWD =1)
ADC Powered Up (ADCPWDN =1)
Mode B Quick Wake Mode ADC Clock Enabled 4 mA
Mode C Comparator-Only Mode ADC Clock Enabled 1.5 mA
Mode D Off Mode ADC Clock Enabled 0.075 mA
6 .1 1 .1 1 .1 In te r n al T e mpe r atur e S e n s or
T abl e 6 -40 . T e mpe r atur e S e n s or Coe fficie n t
P ARAM ET ER
(1 )
M IN T YP M AX UNIT
T
SLOPE
Degrees C of temperature movement per measured ADC LSB change 0.18
(2)(3)
C/LSB
of the temperature sensor
T
OFFSET
ADC output at 0C of the temperature sensor 1750 LSB
(1) The temperature sensor slope and offset are given in terms of ADC LSBs using the internal reference of the ADC. Values must be
adjusted accordingly in external reference mode to the external reference voltage.
(2) ADC temperature coeffieicient is accounted for in this specification
(3) Output of the temperature sensor (in terms of LSBs) is sign-consistent with the direction of the temperature movement. Increasing
temperatures will give increasing ADC values relative to an initial value; decreasing temperatures will give decreasing ADC values
relative to an initial value.
6 .1 1 .1 1 .2 ADC P owe r -Up Con tr ol Bit T imin g
T abl e 6 -41 . ADC P owe r -Up De l ays
P ARAM ET ER
(1 )
M IN T YP M AX UNIT
t
d(PWD)
Delay time for the ADC to be stable after power up 1 ms
(1) Timings maintain compatibility to the ADC module. The 2802x ADC supports driving all 3 bits at the same time t
d(PWD)
ms before first
conversion.
F igur e 6 -2 5. ADC Con ve r s ion T imin g
TMS320F28020 TMS320F280200
ac
R
s
ADCIN
C
5 pF
p
C
1.6 pF
h
Switch
Typical Values of the Input Circuit Components:
Switch Resistance (R ): 3.4 k
on
W
Sampling Capacitor (C ): 1.6 pF
h
Parasitic Capacitance (C ): 5 pF
p
Source Resistance (R ): 50
s
W
28x DSP
Source
Signal
3.4 kW
R
on
T M S 3 2 0 F 2 8 0 2 1 , T M S 3 2 0 F 2 8 0 2 0 , T M S 3 2 0 F 2 8 0 2 0 0
F igur e 6 -2 6 . ADC In put Impe dan ce M ode l
TMS320F28020 TMS320F280200
SOC0
ADCCLK
ADCRESULT 0
S/H Window Pulse to Core
ADCCTL1.INTPULSEPOS
ADCSOCFLG1.SOC0
ADCINTFLG.ADCINTx
SOC1 SOC2
9 15 22 24 37 2 0
Result 0 Latched
ADCSOCFLG1.SOC1
ADCSOCFLG1.SOC2
ADCRESULT 1
EOC0 Pulse
EOC1 Pulse
Conversion 0
13 ADC Clocks
Minimum
7 ADCCLKs
6
ADCCLKs
Conversion 1
13 ADC Clocks
Minimum
7 ADCCLKs
2 ADCCLKs
1 ADCCLK
Analog Input
SOC1 Sample
Window
SOC0 Sample
Window
SOC2 Sample
Window
T M S 3 2 0 F 2 8 0 2 1 , T M S 3 2 0 F 2 8 0 2 0 , T M S 3 2 0 F 2 8 0 2 0 0
6 .1 1 .1 1 .3 ADC S e que n tial an d S imul tan e ous T imin gs
F igur e 6 -2 7 . T imin g Exampl e for S e que n tial M ode / Late In te r r upt P ul s e
TMS320F28020 TMS320F280200
Conversion 0
13 ADC Clocks
Minimum
7 ADCCLKs
SOC0
ADCCLK
ADCRESULT 0
ADCCTL1.INTPULSEPOS
ADCSOCFLG1.SOC0
ADCINTFLG.ADCINTx
SOC1 SOC2
9 15 22 24 37
6
ADCCLKs
2 0
Result 0 Latched
Conversion 1
13 ADC Clocks
Minimum
7 ADCCLKs
ADCSOCFLG1.SOC1
ADCSOCFLG1.SOC2
ADCRESULT 1
EOC0 Pulse
EOC1 Pulse
EOC2 Pulse
2 ADCCLKs
Analog Input
SOC1 Sample
Window
SOC0 Sample
Window
SOC2 Sample
Window
T M S 3 2 0 F 2 8 0 2 1 , T M S 3 2 0 F 2 8 0 2 0 , T M S 3 2 0 F 2 8 0 2 0 0
F igur e 6 -2 8 . T imin g Exampl e for S e que n tial M ode / Ear l y In te r r upt P ul s e
TMS320F28020 TMS320F280200
Conversion 0 (A)
13 ADC Clocks
Minimum
7 ADCCLKs
SOC0 (A/B)
ADCCLK
ADCRESULT 0
ADCCTL1.INTPULSEPOS
ADCSOCFLG1.SOC0
ADCINTFLG.ADCINTx
SOC2 (A/B)
9 22 24 37
19
ADCCLKs
2 0
Result 0 (A) Latched
Conversion 0 (B)
13 ADC Clocks
Minimum
7 ADCCLKs
ADCSOCFLG1.SOC1
ADCSOCFLG1.SOC2
ADCRESULT 1 Result 0 (B) Latched
Conversion 1 (A)
13 ADC Clocks
ADCRESULT 2
50
EOC0 Pulse
EOC1 Pulse
EOC2 Pulse
1 ADCCLK
2 ADCCLKs
2 ADCCLKs
Analog Input B
SOC0 Sample
B Window
SOC2 Sample
B Window
Analog Input A
SOC0 Sample
A Window
SOC2 Sample
A Window
T M S 3 2 0 F 2 8 0 2 1 , T M S 3 2 0 F 2 8 0 2 0 , T M S 3 2 0 F 2 8 0 2 0 0
F igur e 6 -2 9. T imin g Exampl e for S imul tan e ous M ode / Late In te r r upt P ul s e
TMS320F28020 TMS320F280200
ADCCLK
2 0 9
SOC0 Sample
B Window
Analog Input B
Analog Input A
SOC0 Sample
A Window
37 50
SOC2 Sample
B Window
SOC2 Sample
A Window
24 22
ADCCTL1.INTPULSEPOS
ADCSOCFLG1.SOC0
ADCSOCFLG1.SOC1
ADCSOCFLG1.SOC2
SOC0 (A/B) SOC2 (A/B)
ADCRESULT 0 Result 0 (A) Latched 2 ADCCLKs
Result 0 (B) Latched ADCRESULT 1
ADCRESULT 2
EOC0 Pulse
EOC1 Pulse
EOC2 Pulse
Minimum
7 ADCCLKs
Conversion 0 (A)
13 ADC Clocks
2 ADCCLKs
Minimum
7 ADCCLKs
Conversion 1 (A)
13 ADC Clocks
Conversion 0 (B)
13 ADC Clocks
ADCINTFLG.ADCINTx
19
ADCCLKs
T M S 3 2 0 F 2 8 0 2 1 , T M S 3 2 0 F 2 8 0 2 0 , T M S 3 2 0 F 2 8 0 2 0 0
F igur e 6 -3 0 . T imin g Exampl e for S imul tan e ous M ode / Ear l y In te r r upt P ul s e
TMS320F28020 TMS320F280200
6.02
1.76) (SINAD
N
-
=
T M S 3 2 0 F 2 8 0 2 1 , T M S 3 2 0 F 2 8 0 2 0 , T M S 3 2 0 F 2 8 0 2 0 0
6 .1 2 De tail e d De s cr iption s
In te gr al Non l in e ar ity
Integral nonlinearity refers to the deviation of each individual code froma line drawn fromzero through full
scale. The point used as zero occurs one-half LSB before the first code transition. The full-scale point is
defined as level one-half LSB beyond the last code transition. The deviation is measured fromthe center
of each particular code to the true straight line between these two points.
Diffe r e n tial Non l in e ar ity
An ideal ADC exhibits code transitions that are exactly 1 LSB apart. DNL is the deviation fromthis ideal
value. A differential nonlinearity error of less than 1 LSB ensures no missing codes.
Ze r o Offs e t
The major carry transition should occur when the analog input is at zero volts. Zero error is defined as the
deviation of the actual transition fromthat point.
Gain Er r or
The first code transition should occur at an analog value one-half LSB above negative full scale. The last
transition should occur at an analog value one and one-half LSB belowthe nominal full scale. Gain error is
the deviation of the actual difference between first and last code transitions and the ideal difference
between first and last code transitions.
S ign al -to-Nois e Ratio + Dis tor tion (S INAD)
SINAD is the ratio of the rms value of the measured input signal to the rms sum of all other spectral
components below the Nyquist frequency, including harmonics but excluding dc. The value for SINAD is
expressed in decibels.
Effe ctive Numbe r of Bits (ENOB)
For a sine wave, SINAD can be expressed in terms of the number of bits. Using the following formula,
it is possible to get a measure of performance expressed as N, the effective number of
bits. Thus, effective number of bits for a device for sine wave inputs at a given input frequency can be
calculated directly fromits measured SINAD.
T otal Har mon ic Dis tor tion (T HD)
THD is the ratio of the rms sumof the first nine harmonic components to the rms value of the measured
input signal and is expressed as a percentage or in decibels.
S pur ious F r e e Dyn amic Ran ge (S F DR)
SFDR is the difference in dB between the rms amplitude of the input signal and the peak spurious signal.
TMS320F28020 TMS320F280200
T M S 3 2 0 F 2 8 0 2 1 , T M S 3 2 0 F 2 8 0 2 0 , T M S 3 2 0 F 2 8 0 2 0 0
6 .1 3 F l as h T imin g
T abl e 6 -42 . F l as h/OT P En dur an ce for T T e mpe r atur e M ate r ial
(1 )
ERAS E/P ROGRAM
M IN T YP M AX UNIT
T EM P ERAT URE
N
f
Flash endurance for the array (write/erase cycles) 0C to 105C (ambient) 20000 50000 cycles
N
OTP
OTP endurance for the array (write cycles) 0C to 30C (ambient) 1 write
(1) Write/erase operations outside of the temperature ranges indicated are not specified and may affect the endurance numbers.
T abl e 6 -43 . F l as h/OT P En dur an ce for S T e mpe r atur e M ate r ial
(1 )
ERAS E/P ROGRAM
M IN T YP M AX UNIT
T EM P ERAT URE
N
f
N
OTP
T abl e 6 -44. F l as h/OT P En dur an ce for Q T e mpe r atur e M ate r ial
(1 )
ERAS E/P ROGRAM
M IN T YP M AX UNIT
T EM P ERAT URE
N
f
N
OTP
T abl e 6 -45. F l as h P ar ame te r s at 6 0 -M Hz S YS CLKOUT
T ES T
CONDIT IONS
I
DDP
(1)
V
DD
current consumption during Erase/Programcycle VREG 80 mA
disabled
I
DDIOP
(1)
V
DDIO
current consumption during Erase/Programcycle 60
I
DDIOP
(1)
V
DDIO
current consumption during Erase/Programcycle VREG enabled 120 mA
(1) Typical parameters as seen at roomtemperature including function call overhead, with all peripherals off. It is important to maintain a
stable power supply during the entire flash programming process. It is conceivable that device current consumption during flash
programming could be higher than normal operating conditions. The power supply used should ensure V
MIN
on the supply rails at all
times, as specified in the Recommended Operating Conditions of the data sheet. Any brown-out or interruption to power during
erasing/programming could potentially corrupt the password locations and lock the device permanently. Powering a target board (during
flash programming) through the USB port is not recommended, as the port may be unable to respond to the power demands placed
during the programming process.
T abl e 6 -46 . F l as h P ar ame te r s at 50 -M Hz S YS CLKOUT
T ES T
CONDIT IONS
I
DDP
(1)
V
DD
disabled
I
DDIOP
(1)
V
DDIO
I
DDIOP
(1)
V
DDIO
MIN
TMS320F28020 TMS320F280200
T M S 3 2 0 F 2 8 0 2 1 , T M S 3 2 0 F 2 8 0 2 0 , T M S 3 2 0 F 2 8 0 2 0 0
T abl e 6 -47 . F l as h P ar ame te r s at 40 -M Hz S YS CLKOUT
T ES T
CONDIT IONS
I
DDP
(1)
V
DD
disabled
I
DDIOP
(1)
V
DDIO
I
DDIOP
(1)
V
DDIO
MIN
T abl e 6 -48 . F l as h P r ogr am/Er as e T ime
T ES T
CONDIT IONS
ProgramTime 16-Bit Word 50 s
8K Sector 250 ms
4K Sector 125 ms
Erase Time
(1)
8K Sector 2 s
4K Sector 2 s
(1) The on-chip flash memory is in an erased state when the device is shipped fromTI. As such, erasing the flash memory is not required
prior to programming, when programming the device for the first time. However, the erase operation is needed on all subsequent
programming operations.
T abl e 6 -49. F l as h/OT P Acce s s T imin g
t
a(fp)
Paged Flash access time 40 ns
t
a(fr)
RandomFlash access time 40 ns
t
a(OTP)
OTP access time 60 ns
T abl e 6 -50 . F l as h Data Re te n tion Dur ation
t
retention
Data retention duration T
J
=55C 15 years
T abl e 6 -51 . M in imum Re quir e d F l as h/OT P Wait-S tate s at Diffe r e n t F r e que n cie s
S YS CLKOUT S YS CLKOUT P AGE RANDOM OT P
(M Hz) (n s ) WAIT -S T AT E
(1 )
WAIT -S T AT E
(1 )
WAIT -S T AT E
60 16.67 2 2 3
55 18.18 2 2 3
50 20 1 1 2
45 22.22 1 1 2
40 25 1 1 2
35 28.57 1 1 2
30 33.33 1 1 1
25 40 0 1 1
(1) Randomwait-state must be 1.
TMS320F28020 TMS320F280200
larger is whichever 1, or integer, highest next the to up round 1 State Wait OTP
=
t
t
c(SCO)
a(OTP)
larger is whichever 1, or integer, highest next the to up round 1 State Wait Random Flash
=

t
t
c(SCO)
r) a(f
integer highest next the to up round 1 State Wait Page Flash
) (
) (
=

t
t
SCO c
p f a
T M S 3 2 0 F 2 8 0 2 1 , T M S 3 2 0 F 2 8 0 2 0 , T M S 3 2 0 F 2 8 0 2 0 0
The equations to compute the Flash page wait-state and randomwait-state in Table 6-51 are as follows:
The equation to compute the OTP wait-state in Table 6-51 is as follows:
TMS320F28020 TMS320F280200
T M S 3 2 0 F 2 8 0 2 1 , T M S 3 2 0 F 2 8 0 2 0 , T M S 3 2 0 F 2 8 0 2 0 0
7 T he r mal /M e chan ical Data
Table 7-1 and Table 7-2 show the thermal data. See Section 6.5 for more information on thermal design
considerations.
The mechanical package diagrams that followthe tables reflect the most current released mechanical data
available for the designated devices.
T abl e 7 -1 . T he r mal M ode l 3 8 -P in DA Re s ul ts
AIR F LOW
P ARAM ET ER 0 l fm 1 50 l fm 2 50 l fm 50 0 l fm
J A
[C/W] High k PCB 70.1 56.4 53.9 50.2
J T
[C/W] 0.34 0.61 0.74 0.98
J B
32.5 32.1 31.7 31.1
J C
12.8
J B
33
T abl e 7 -2 . T he r mal M ode l 48 -P in P T Re s ul ts
AIR F LOW
P ARAM ET ER 0 l fm 1 50 l fm 2 50 l fm 50 0 l fm
J A
[C/W] High k PCB 64 50.4 48.2 45
J T
[C/W] 0.56 0.94 1.1 1.38
J B
30.1 28.7 28.4 28
J C
13.6
J B
30.6
Copyright 20082013, Texas Instruments Incorporated Thermal/Mechanical Data 123
TMS320F28020 TMS320F280200
MECHANICAL DATA

MTQF003A OCTOBER 1994 REVISED DECEMBER 1996
1 POST OFFICE BOX 655303 DALLAS, TEXAS 75265
PT (S-PQFP-G48) PLASTIC QUAD FLATPACK
4040052/ C 11/96
0,13 NOM
0,17
0,27
25
24
SQ
12
13
36
37
6,80
7,20
1
48
5,50 TYP
0,25
0,45
0,75
0,05 MIN
SQ
9,20
8,80
1,35
1,45
1,60 MAX
Gage Plane
Seating Plane
0,10
07
0,50 M 0,08
NOTES: A. All linear dimensions are in millimeters.
B. This drawing is subject to change without notice.
C. Falls within JEDEC MS-026
D. This may also be a thermally enhanced plastic package with leads conected to the die pads.
PACKAGE OPTION ADDENDUM
www.ti.com 24-Apr-2014
Addendum-Page 1
PACKAGING INFORMATION
Orderable Device Status
(1)
Package Type Package
Drawing
Pins Package
Qty
Eco Plan
(2)
Lead/Ball Finish
(6)
MSL Peak Temp
(3)
Op Temp (C) Device Marking
(4/5)
Samples
TMP320F28027PTA OBSOLETE LQFP PT 48 TBD Call TI Call TI -40 to 85
TMS320F280200DAS ACTIVE TSSOP DA 38 40 Green (RoHS
& no Sb/Br)
CU NIPDAU Level-2-260C-1 YEAR -40 to 125 F280200DAS
S320
TMS320F280200DAT ACTIVE TSSOP DA 38 40 Green (RoHS
& no Sb/Br)
CU NIPDAU Level-2-260C-1 YEAR -40 to 105 F280200DAT
S320
TMS320F280200PTS ACTIVE LQFP PT 48 250 Green (RoHS
& no Sb/Br)
CU NIPDAU Level-2-260C-1 YEAR -40 to 125 S320 980
F280200PTS
TMS320F280200PTT ACTIVE LQFP PT 48 250 Green (RoHS
& no Sb/Br)
F280200PTT
& no Sb/Br)
S320
& no Sb/Br)
S320
& no Sb/Br)
F28020PTS
& no Sb/Br)
F28020PTT
& no Sb/Br)
S320
& no Sb/Br)
S320
& no Sb/Br)
F28021PTS
& no Sb/Br)
F28021PTT
TMS320F28022DAQ ACTIVE TSSOP DA 38 40 Green (RoHS
& no Sb/Br)
CU NIPDAU Level-2-260C-1 YEAR -40 to 125 F28022DAQ
S320
& no Sb/Br)
S320
& no Sb/Br)
S320
TMS320F28022PTQ ACTIVE LQFP PT 48 250 Green (RoHS
& no Sb/Br)
F28022PTQ
Addendum-Page 2
(1)
Drawing
Pins Package
Qty
Eco Plan
(2)
Lead/Ball Finish
(6)
MSL Peak Temp
(3)
(4/5)
Samples
& no Sb/Br)
F28022PTS
& no Sb/Br)
F28022PTT
& no Sb/Br)
S320
& no Sb/Br)
S320
& no Sb/Br)
S320
& no Sb/Br)
F28023PTQ
& no Sb/Br)
F28023PTS
& no Sb/Br)
F28023PTT
& no Sb/Br)
S320
& no Sb/Br)
S320
& no Sb/Br)
S320
TMS320F28026DATR ACTIVE TSSOP DA 38 2000 Green (RoHS
& no Sb/Br)
S320
TMS320F28026FPTQ ACTIVE LQFP PT 48 250 Green (RoHS
& no Sb/Br)
F28026FPTQ
TMS320F28026FPTT ACTIVE LQFP PT 48 250 Green (RoHS
& no Sb/Br)
F28026FPTT
& no Sb/Br)
F28026PTQ
& no Sb/Br)
F28026PTS
& no Sb/Br)
F28026PTT
& no Sb/Br)
S320
Addendum-Page 3
(1)
Drawing
Pins Package
Qty
Eco Plan
(2)
Lead/Ball Finish
(6)
MSL Peak Temp
(3)
(4/5)
Samples
& no Sb/Br)
S320
& no Sb/Br)
S320
TMS320F28027DATR ACTIVE TSSOP DA 38 2000 Green (RoHS
& no Sb/Br)
S320
TMS320F28027FPTQ ACTIVE LQFP PT 48 250 Green (RoHS
& no Sb/Br)
F28027FPTQ
TMS320F28027FPTT ACTIVE LQFP PT 48 250 Green (RoHS
& no Sb/Br)
F28027FPTT
& no Sb/Br)
F28027PTQ
TMS320F28027PTR ACTIVE LQFP PT 48 1000 Green (RoHS
& no Sb/Br)
F28027PTT
& no Sb/Br)
F28027PTS
& no Sb/Br)
F28027PTT

(1)
The marketing status values are defined as follows:
ACTIVE: Product device recommended for new designs.
LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.
NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.
PREVIEW: Device has been announced but is not in production. Samples may or may not be available.
OBSOLETE: TI has discontinued the production of the device.

(2)
Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability
information and additional product content details.
TBD: The Pb-Free/Green conversion plan has not been defined.
Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that
lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.
Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between
the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.
Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight
in homogeneous material)

(3)
MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

Addendum-Page 4
(4)
There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5)
Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation
of the previous line and the two combined represent the entire Device Marking for that device.

(6)
Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish
value exceeds the maximum column width.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information
provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and
continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals.
TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

IMPORTANT NOTICE
Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other
changes to its semiconductor products and services per J ESD46, latest issue, and to discontinue any product or service per J ESD48, latest
issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and
complete. All semiconductor products (also referred to herein as components) are sold subject to TIs terms and conditions of sale
supplied at the time of order acknowledgment.
TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TIs terms
and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary
to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily
performed.
TI assumes no liability for applications assistance or the design of Buyers products. Buyers are responsible for their products and
applications using TI components. To minimize the risks associated with Buyers products and applications, Buyers should provide
adequate design and operating safeguards.
TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or
other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information
published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or
endorsement thereof. Use of such information may require a license froma third party under the patents or other intellectual property of the
third party, or a license fromTI under the patents or other intellectual property of TI.
Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration
and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered
documentation. Information of third parties may be subject to additional restrictions.
Resale of TI components or services with statements different fromor beyond the parameters stated by TI for that component or service
voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice.
TI is not responsible or liable for any such statements.
Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements
concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support
that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which
anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause
harmand take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use
of any TI components in safety-critical applications.
In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TIs goal is to
help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and
requirements. Nonetheless, such components are subject to these terms.
No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties
have executed a special agreement specifically governing such use.
Only those TI components which TI has specifically designated as military grade or enhanced plasticare designed and intended for use in
military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components
which have not been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and
regulatory requirements in connection with such use.
TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of
non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.
Products Applications
Audio www.ti.com/audio Automotive and Transportation www.ti.com/automotive
Amplifiers amplifier.ti.com Communications and Telecom www.ti.com/communications
Data Converters dataconverter.ti.com Computers and Peripherals www.ti.com/computers
DLPProducts www.dlp.com Consumer Electronics www.ti.com/consumer-apps
DSP dsp.ti.com Energy and Lighting www.ti.com/energy
Clocks and Timers www.ti.com/clocks Industrial www.ti.com/industrial
Interface interface.ti.com Medical www.ti.com/medical
Logic logic.ti.com Security www.ti.com/security
Power Mgmt power.ti.com Space, Avionics and Defense www.ti.com/space-avionics-defense
Microcontrollers microcontroller.ti.com Video and Imaging www.ti.com/video
RFID www.ti-rfid.com
OMAP Applications Processors www.ti.com/omap TI E2E Community e2e.ti.com
Wireless Connectivity www.ti.com/wirelessconnectivity
Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright 2014, Texas Instruments Incorporated

TMS320F28027 PDF

Uploaded by

Copyright:

Available Formats

TMS320F28027 PDF

Uploaded by

Document Information

Original Title

Copyright

Available Formats

Share this document

Share or Embed Document

Sharing Options

Did you find this document useful?

Is this content inappropriate?

Copyright:

Available Formats

TMS320F28027 PDF

Uploaded by

Copyright:

Available Formats

T M S 3 2 0 F 2 8 0 2 7 , T M S 3 2 0 F 2 8 0 2 6 , T M S 3 2 0 F 2 8 0 2 3 , T M S 3 2 0 F 2 8 0 2 2

0, Value Digital = V 0 input when

You might also like