Scribd
Upload
22 views3 pages

Extensive Experience in Writing RTL Models in Verilog HDL and Testbenches

Brahmanand Singh has experience in front-end VLSI design and verification. He has worked on projects involving RTL design using Verilog HDL and testbenches. His skills include using EDA tools for front-end design and verification. He has a Bachelor's degree in Electronics and Communication Engineering and certifications in advanced VLSI design and verification.

Uploaded by

Brahmanand Singh
Copyright
© © All Rights Reserved
We take content rights seriously. If you suspect this is your content, claim it here.
Available Formats
Download as DOC, PDF, TXT or read online on Scribd
22 views3 pages

Extensive Experience in Writing RTL Models in Verilog HDL and Testbenches

Brahmanand Singh has experience in front-end VLSI design and verification. He has worked on projects involving RTL design using Verilog HDL and testbenches. His skills include using EDA tools for front-end design and verification. He has a Bachelor's degree in Electronics and Communication Engineering and certifications in advanced VLSI design and verification.

Uploaded by

Brahmanand Singh
Copyright
© © All Rights Reserved
We take content rights seriously. If you suspect this is your content, claim it here.
Available Formats
Download as DOC, PDF, TXT or read online on Scribd
You are on page 1/ 3

BRAHMANAND SINGH

Q no type 3
rd
114
NTPC Colony Email: brahmavlsi2011@gmail!om
Tanda"#mbed$ar Nagar %obile: &'1 '03(4))3'*
+P " ,ndia - 22423)
Summary of Qualifications
.ood /nderstanding o0 the Ele!troni! ,nstr/mentation
.ood /nderstanding o0 the #1,C and 2P.# design 0lo3
Extensive experience in writing RTL models in Verilog HDL and Testbenches.
E4perien!e in /sing ind/stry standard E5# tools 0or the 0ront6end design and
veri0i!ation
Professional Qualification
Maven Silicon Certiied !dvanced VLS" Design and Veriication co#rse
0rom %aven 1ili!on 781, 5esign and Training Center" 9angalore
%ay 2014 - till date
9a!helor o0 Engineering" ,,%T Engg College " %eer/t
+tter Pradesh Te!hni!al +niversity" ,ndia
5is!ipline: Ele!troni!s : Comm/ni!ation Engineering
Per!entage: ;*12< 2irst Class
=ear: %ay 2011
12
th
0rom C91E 9>#?5 3ith **;< mar$s
10
th
0rom C91E 9>#?5 3ith *4)< mar$s
Achievements
Q/ali0ied .#TE 2012 3ith '4'; <tile
Q/ali0ied .#TE 2013 3ith ';'; <tile
Q/ali0ied .#TE 2014 3ith '340 <tile
@or$shop on %#T8#9A and 8#97,E@A organiBed by ,2,T" P+NE C,nternational
,nstit/te o0 ,n0ormation and Te!hnology" P+NE" 1o1T 1!hool o0 ,nter6 5is!iplinary
1!ien!e and Te!hnologyD 2;th - 30th %ar!h 2012

Exeriences
$ro%ect "ntern& Maven Silicon
Six months experience in ront end design and veriication
%ay 2014 - till date
@or$ed as Contract "nstr#mentation Engineer 0or %Es Hi'Tech Engineering Corporation
(! )Class'!* +ovt. Contractor, at -T$C& Tanda 0rom %ay 2012 to Fan2014
Responsibilities.
Gandling Control and ,nstr/mentation 5ept responsibilities
@or$ing 3ith Plant %aintenan!e : %anagement
%anaging 3ith the G? 5ept
@or$ed as Contract "nstr#mentation Engineer 0or %Es Hi'Tech Engineering Corporation
(! )Class'!* +ovt. Contractor, at /!0$EE Cement $lant" Tanda 0rom #/g 2011 to %ay
2012
Responsibilities.
Gandling Control and ,nstr/mentation 5ept responsibilities
@or$ing 3ith Plant %aintenan!e : %anagement
%anaging 3ith the G? 5ept
$ro%ects 1nderta2en
345 Ro#ter 4x6 7 RTL design and Veriication
G58: 7erilog
G78: 1ystem7erilog
T9 %ethodology: +7%
E5# Tools: Q/estasim and ,1E

5es!ription: The ro/ter a!!epts data pa!$ets on a single )6bit port and ro/tes them to one o0
the three o/tp/t !hannels" !hannel0" !hannel1 and !hannel2
?esponsibilities:
#r!hite!ted the design
,mplemented ?T8 /sing 7erilog G58
#r!hite!ted the !lass based veri0i!ation environment /sing system 7erilog
7eri0ied the ?T8 model /sing 1ystem7erilog
.enerated 0/n!tional and !ode !overage 0or the ?T8 veri0i!ation sign6o00
1ynthesiBed the design
385 HS!!R
Gigh 1e!/rity #/tomati! #larm ?oom in 7G58
1o0t3are: Hilin4 C;1iD" %odelsim CHE6((eD" ProIe!t Navigator
5es!ription:
The Gigh 1e!/rity #/tomati! #larm ?oom is a proIe!t !onsisting o0 ;6%od/les /sing
di00erent types o0 the 5igital ele!troni!s seJ/ential and !ombinational net3or$s
!omponents ,t !onsisted o0 di00erent type o0 sensors s/!h as 2ire 1ensorK @ater 8evel
1ensorK Geat 1ensorK 3hi!h a/tomati!ally goes on 3hen the sensor passes the signal to
the pro!essor ,t deals 3ith the 7G58 !oding o0 the all ;6%od/les at Hilin4" and its
1im/lation on %odelsim and ProIe!t Navigator
365 TLC
Tra00i! 8ight Control in 7G58
1o0t3are : Hilin4 C;1iD" %odelsim CHE6((eD" ProIe!t Navigator
5es!ription:
The Tra00i! 8ight Controller is the basi! pro!essor 3hi!h pro!esses the signal 0rom the
di00erent 3eighing sensor and allo3s the vehi!le on di00erent roads to pass thro/gh ,t
deals 3ith the 7G58 !oding at Hilin4" and its 1im/lation on %odelsim and ProIe!t
Navigator
395 $ower saving ho#sehold c2t. :ased on LDR.
5es!ription:
The 85? is the 8ight 5ependent ?esistor 3hi!h is being /sed to ma$e the Go/sehold
C$t as the short C$t and open C$t to a/tomati!ally s3it!h on and s3it!h o00 the
lightening o0 the C$t
3;5 1"D code based ST<LE- C!R CHEC="-+ s>stem #sing M"CR<C<-TR<LLER
(?@;4,.
5es!ription:
The +,5 C+niJ/e ,denti0i!ation CodeD is a ?2,5 based appli!ation in 3hi!h the +,5
is being engraved in the body o0 the Car 3hi!h !anLt be removed i0 any !ar gets stolen
its !ode is 0eed 3ith the ?2,5 !he!$ing system and as the thie0 !rosses thro/gh the toll
booth the alarm goes on and the thie0 get !a/ght by the o00i!ials
References
>n ?eJ/est

You might also like