This document provides an overview of combination logic devices including programmable logic devices (PLDs), decoders, encoders, multiplexers, demultiplexers, and three state devices. PLDs allow logic configurations to be programmed and include programmable logic arrays and programmable array logic. Decoders map binary inputs to outputs, encoders are the reverse, and multiplexers select data sources for output. Demultiplexers route data from one input to multiple outputs. Three state devices allow outputs to share lines by enabling high impedance output states.
This document provides an overview of combination logic devices including programmable logic devices (PLDs), decoders, encoders, multiplexers, demultiplexers, and three state devices. PLDs allow logic configurations to be programmed and include programmable logic arrays and programmable array logic. Decoders map binary inputs to outputs, encoders are the reverse, and multiplexers select data sources for output. Demultiplexers route data from one input to multiple outputs. Three state devices allow outputs to share lines by enabling high impedance output states.
This document provides an overview of combination logic devices including programmable logic devices (PLDs), decoders, encoders, multiplexers, demultiplexers, and three state devices. PLDs allow logic configurations to be programmed and include programmable logic arrays and programmable array logic. Decoders map binary inputs to outputs, encoders are the reverse, and multiplexers select data sources for output. Demultiplexers route data from one input to multiple outputs. Three state devices allow outputs to share lines by enabling high impedance output states.
This document provides an overview of combination logic devices including programmable logic devices (PLDs), decoders, encoders, multiplexers, demultiplexers, and three state devices. PLDs allow logic configurations to be programmed and include programmable logic arrays and programmable array logic. Decoders map binary inputs to outputs, encoders are the reverse, and multiplexers select data sources for output. Demultiplexers route data from one input to multiple outputs. Three state devices allow outputs to share lines by enabling high impedance output states.
- use handout of Figure 6.22 from text to illustrate implementation on 43 PLA
- commonly used PLD today is programmable array logic (PAL)
example PAL16L8 shown in Figures 6.25 (internal structure) and 6.26 (block diagram indicating I/O)
- features: 16 inputs, 8 output (including 6 bidirectional I/O) 7 product (AND) terms for each output (not shared) output enable gate controlled by 8 th AND term
- a common high end PLD is called field programmable gate array (FPGA) can be used to implement designs with millions of gates Combinational Logic Devices - 1 ENGI 3861 Digital Logic (b) Decoders
- general concept: map input codeword to output codeword
- in digital systems, a decoder is typically considered to be a device that maps an n-bit binary codeword input to 1-out-of-2 n output codeword n-to-2 n binary decoder
e.g., 2-to-4 decoder (with enable (EN) input)
Inputs Outputs EN I1 I0 Y3 Y2 Y1 Y0 0 X X 1 0 0 1 0 1 1 1 0 1 1 1
Combinational Logic Devices - 2 ENGI 3861 Digital Logic Why are decoders used?
typical application for decoder relates to addressing into memory of computer system
- we can use decoders to implement n-bit Boolean function since each output represents a minterm
- for example, a 2-to-4 decoder +OR gate can be used to represent any 2-input gate
e.g., XOR
Combinational Logic Devices - 3 ENGI 3861 Digital Logic
- e.g., Design majority vote circuit for 3 voters using a 3-to-8 decoder and OR gate.
e.g., Implement the majority vote using 4-to-1 mux plus inverter (if necessary)
F =
=
Combinational Logic Devices - 10 ENGI 3861 Digital Logic - muxes are primarily useful in digital systems for routing data
e.g., Consider the circuit of a 4-bit barrel shifter, which takes in 4 bits of data and rotates the positions of the bits by 0, 1, 2, or 3 positions to the left according to a two-bit control input, ROT