We take content rights seriously. If you suspect this is your content, claim it here.
Available Formats
Download as PDF, TXT or read online on Scribd
You are on page 1/ 13
TDA7293
120V - 100WDMOS AUDIO AMPLIFIER WITH MUTE/ST-BY
VERY HIGH OPERATING VOLTAGE RANGE (50V) DMOS POWERSTAGE HIGH OUTPUT POWER (100W @ THD = 10%, RL = 8, VS = 40V) MUTING/STAND-BY FUNCTIONS NO SWITCH ON/OFF NOISE VERYLOW DISTORTION VERYLOW NOISE SHORT CIRCUIT PROTECTION THERMAL SHUTDOWN CLIP DETECTOR MODULARITY (MORE DEVICES CAN BE EASILY CONNECTED IN PARALLEL TO DRIVE VERYLOW IMPEDANCES) DESCRIPTION The TDA7293 is a monolithic integrated circuit in Multiwatt15 package, intended for use as audio class AB amplifier in Hi-Fi field applications (Home Stereo, self powered loudspeakers, Top- class TV). Thanks to the wide voltage range and to the high out current capability it is able to sup- ply the highest power into both 4 and 8 loads. The built in muting function with turn on delay simplifies the remote operation avoiding switching on-off noises. Parallel mode is made possible by connecting more device through of pin11. High output power can be delivered to very low impedance loads, so optimizing the thermal dissipation of the system. December1999
www.agelectronica.com www.agelectronica.com ABSOLUTE MAXIMUM RATINGS Symbol Parameter Value Unit V S Supply Voltage (No Signal) 60 V V 1 VSTAND-BY GND Voltage Referred to -VS (pin 8) 90 V V2 Input Voltage (inverting) Referred to -VS 90 V V2 - V3 Maximum Differential Inputs 30 V V3 Input Voltage (non inverting) Referred to -VS 90 V V 4 Signal GND Voltage Referred to -VS 90 V V5 Clip Detector Voltage Referred to -VS 120 V V6 Bootstrap Voltage Referred to -VS 120 V V9 Stand-by Voltage Referred to -VS 120 V V 10 Mute Voltage Referred to -VS 120 V V11 Buffer Voltage Referred to -VS 120 V V12 Bootstrap Loader Voltage Referred to -VS 100 V I O Output Peak Current 10 A Ptot Power Dissipation Tcase = 70C 50 W T op Operating Ambient Temperature Range 0 to 70 C T stg , T j Storage and Junction Temperature 150 C 1 2 3 4 5 6 7 9 10 11 8 BUFFER DRIVER MUTE STAND-BY -V S (SIGNAL) +V S (SIGNAL) BOOTSTRAP CLIP AND SHORT CIRCUIT DETECTOR SIGNAL GROUND NON INVERTING INPUT INVERTING INPUT STAND-BY GND TAB CONNECTED TO PIN8 13 14 15 12 -V S (POWER) OUT +V S (POWER) BOOTSTRAP LOADER D97AU806 PIN CONNECTION (Topview) QUICK REFERENCE DATA Symbol Parameter Test Conditions Min. Typ. Max. Unit V S Supply Voltage Operating 12 50 V G LOOP Closed Loop Gain 26 40 dB P tot Output Power V S = 45V; RL = 8; THD = 10% 140 W V S = 30V; RL = 4; THD = 10% 110 W SVR Supply Voltage Rejection 75 dB THERMAL DATA Symbol Description Typ Max Unit R th j-case Thermal Resistance Junction-case 1 1.5 C/W TDA7293 2/13 www.agelectronica.com www.agelectronica.com
www.agelectronica.com www.agelectronica.com ELECTRICAL CHARACTERISTICS (Refer to the Test Circuit V S = 40V, R L = 8, R g = 50 ; T amb = 25C, f = 1 kHz; unless otherwise specified). Symbol Parameter Test Condition Min. Typ. Max. Unit V S Supply Range 12 50 V I q Quiescent Current 30 mA I b Input Bias Current 0.3 1 A V OS Input Offset Voltage -10 10 mV I OS Input Offset Current 0.2 A P O RMS Continuous Output Power d = 1%: RL = 4; VS = 29V, 80 80 W d = 10% R L = 4 ; V S = 29V 100 100 W d Total Harmonic Distortion (**) P O = 5W; f = 1kHz P O = 0.1to 50W; f = 20Hz to 15kHz 0.005 0.1 % % ISC Current Limiter Threshold 6.5 A SR Slew Rate 15 V/s G V Open Loop Voltage Gain 80 dB G V Closed Loop Voltage Gain (1) 30 dB e N Total Input Noise A = curve f = 20Hz to 20kHz 1 2 5 V V R i Input Resistance 100 k SVR Supply Voltage Rejection f = 100Hz; V ripple = 0.5Vrms 75 dB T S Thermal Protection DEVICE MUTED 150 C DEVICE SHUT DOWN 160 C STAND-BY FUNCTION (Ref: to pin 1) V ST on Stand-by on Threshold 1.5 V V ST of f Stand-by off Threshold 3.5 V ATT st-by Stand-by Attenuation 70 90 dB I q st-by Quiescent Current @ Stand-by 0.5 mA MUTE FUNCTION (Ref: to pin 1) V Mon Mute on Threshold 1.5 V V Moff Mute off Threshold 3.5 V ATT mute Mute AttenuatIon 60 80 dB CLIP DETECTOR Duty Duty Cycle ( pin 5) THD = 1% ; RL = 10K to 5V 10 % THD = 10% ; RL = 10K to 5V 40 % I CLEAK PO = 50W 1 A SLAVE FUNCTION pin 4 (Ref: to pin 8 -VS) V Slave SlaveThreshold 1 V V Master Master Threshold 3 V Note (1): GVmin 26dB Note: Pin 11 only for modular connection. Max external load 1M/10 pF, only for test purpose Note (**): Tested with optimized Application Board (see fig. 2) TDA7293 3/13 www.agelectronica.com www.agelectronica.com
www.agelectronica.com www.agelectronica.com APPLICATIONSUGGESTIONS (seeTest and Application Circuits of the Fig. 1) The recommended values of the external components are those shown on the application circuit of Fig- ure 1. Different values can be used; the following table can help the designer. COMPONENTS SUGGESTED VALUE PURPOSE LARGER THAN SUGGESTED SMALLER THAN SUGGESTED R1 (*) 22k INPUT RESISTANCE INCREASE INPUT IMPEDANCE DECREASE INPUT IMPEDANCE R2 680 CLOSED LOOP GAIN SET TO 30dB (**) DECREASE OF GAIN INCREASE OF GAIN R3 (*) 22k INCREASE OF GAIN DECREASE OF GAIN R4 22k ST-BY TIME CONSTANT LARGER ST-BY ON/OFF TIME SMALLER ST-BY ON/OFF TIME; POP NOISE R5 10k MUTE TIME CONSTANT LARGER MUTE ON/OFF TIME SMALLER MUTE ON/OFF TIME C1 0.47F INPUT DC DECOUPLING HIGHER LOW FREQUENCY CUTOFF C2 22F FEEDBACK DC DECOUPLING HIGHER LOW FREQUENCY CUTOFF C3 10F MUTE TIME CONSTANT LARGER MUTE ON/OFF TIME SMALLER MUTE ON/OFF TIME C4 10F ST-BY TIME CONSTANT LARGER ST-BY ON/OFF TIME SMALLER ST-BY ON/OFF TIME; POP NOISE C5 22FXN (***) BOOTSTRAPPING SIGNAL DEGRADATION AT LOW FREQUENCY C6, C8 1000F SUPPLY VOLTAGE BYPASS C7, C9 0.1F SUPPLY VOLTAGE BYPASS DANGER OF OSCILLATION (*) R1 = R3 for pop optimization (**) Closed Loop Gain has to be 26dB (***) Multiplay this value for the number of modular part connected MASTER UNDEFINED SLAVE -V S +3V -V S +1V -V S D98AU821 Slave function: pin 4 (Ref to pin 8 -VS) Note: If in the application, the speakers are connected via long wires, it is a good rule to add between the output and GND, a Boucherot Cell, in order to avoid dangerous spurious oscillations when the speakers terminal are shorted. The suggested Boucherot Resistor is 3.9/2W and the capacitor is 1F. TDA7293 5/13 www.agelectronica.com www.agelectronica.com
www.agelectronica.com www.agelectronica.com INTRODUCTION In consumer electronics, an increasing demand has arisen for very high power monolithic audio amplifiers able to match, with a low cost, the per- formance obtained from the best discrete de- signs. The task of realizing this linear integrated circuit in conventional bipolar technology is made ex- tremely difficult by the occurence of 2nd break- down phoenomenon. It limits the safe operating area (SOA) of the power devices, and, as a con- sequence, the maximum attainable output power, especially in presence of highly reactive loads. Moreover, full exploitation of the SOA translates into a substantial increase in circuit and layout complexity due to the need of sophisticated pro- tection circuits. To overcome these substantial drawbacks, the use of power MOS devices, which are immune fromsecondarybreakdown is highly desirable. The device described has therefore been devel- oped in a mixed bipolar-MOS high voltage tech- nology called BCDII 100/120. 1) Output Stage The main design task in developping a power op- erational amplifier, independently of the technol- ogy used, is that of realization of the output stage. The solution shown as a principle shematic by Fig3 represents the DMOS unity - gain output buffer of the TDA7293. This large-signal, high-power buffer must be ca- pable of handling extremely high current and volt- age levels while maintaining acceptably low har- monic distortion and good behaviour over frequency response; moreover, an accurate con- trol of quiescent current is required. A local linearizing feedback, provided by differen- tial amplifier A, is used to fullfil the above require- ments, allowing a simple and effective quiescent current setting. Proper biasing of the power output transistors alone is however not enough to guarantee the ab- sence of crossover distortion. While a linearization of the DC transfer charac- teristic of the stage is obtained, the dynamic be- haviour of the systemmust be taken into account. A significant aid in keeping the distortion contrib- uted by the final stage as low as possible is pro- vided by the compensation scheme, which ex- ploits the direct connection of the Miller capacitor at the amplifiers output to introduce a local AC feedback path enclosing the output stage itself. 2) Protections In designing a power IC, particular attention must be reserved to the circuits devoted to protection of the device from short circuit or overload condi- tions. Due to the absence of the 2nd breakdown phe- nomenon, the SOA of the power DMOS transis- tors is delimited only by a maximum dissipation curve dependent on the duration of the applied stimulus. In order to fully exploit the capabilities of the power transistors, the protection scheme imple- mented in this device combines a conventional SOA protection circuit with a novel local tempera- ture sensing technique which dynamically con- trols the maximumdissipation. Figure 3: Principle Schematic of a DMOSunity-gain buffer. TDA7293 6/13 www.agelectronica.com www.agelectronica.com
www.agelectronica.com www.agelectronica.com In addition to the overload protection described above, the device features a thermal shutdown circuit which initially puts the device into a muting state (@ Tj = 150 o C) and then into stand-by (@ Tj = 160 o C). Full protection against electrostatic discharges on every pin is included. 3) Other Features The device is provided with both stand-by and mute functions, independently driven by two CMOS logic compatible input pins. The circuits dedicated to the switching on and off of the amplifier have been carefully optimized to avoid any kind of uncontrolledaudible transient at the output. The sequence that we recommend during the ON/OFFtransients is shown by Figure 4. The application of figure 5 shows the possibility of using only one command for both st-by and mute functions. On both the pins, the maximum appli- cable range corresponds to the operating supply voltage. APPLICATION INFORMATION HIGH-EFFICIENCY Constraints of implementing high power solutions are the power dissipation and the size of the power supply. These are both due to the low effi- ciency of conventional AB class amplifier ap- proaches. Here below (figure 6) is described a circuit pro- posal for a high efficiency amplifier which can be adopted for both HI-FI and CAR-RADIO applica- tions. 1N4148 10K 30K 20K 10F 10F MUTE STBY D93AU014 MUTE/ ST-BY Figure 5: Single Signal ST-BY/MUTE Control Circuit PLAY OFF ST-BY MUTE MUTE ST-BY OFF D98AU817 5V 5V +Vs (V) +40 -40 V MUTE PIN #10 (V) VST-BY PIN #9 (V) -Vs V IN
www.agelectronica.com www.agelectronica.com The TDA7293 is a monolithic MOS power ampli- fier which can be operated at 100Vsupply voltage (120V with no signal applied) while delivering out- put currents up to 6.5 A. This allows the use of this device as a very high power amplifier (up to 180W as peak power with T.H.D.=10 % and Rl = 4 Ohm); the only drawback is the power dissipation, hardly manageable in the above power range. The typical junction-to-case thermal resistance of the TDA7293 is 1 o C/W (max= 1.5 o C/W). To avoid that, in worst case conditions, the chip tem- perature exceedes 150 o C, the thermal resistance of the heatsink must be 0.038 o C/W (@ max am- bient temperatureof 50 o C). As the above value is pratically unreachable; a high efficiency system is needed in those cases where the continuousRMS output power is higher than 50-60 W. The TDA7293 was designed to work also in higher efficiency way. For this reason there are four power supply pins: two intended for the signal part and two for the power part. T1 and T2 are two power transistors that only operate when the output power reaches a certain threshold (e.g. 20 W). If the output power in- creases, these transistors are switched on during the portion of the signal where more output volt- age swing is needed, thus bootstrapping the power supply pins (#13 and #15). The current generators formed by T4, T7, zener diodes Z1, Z2 and resistors R7,R8 define the minimum drop across the power MOS transistors of the TDA7293. L1, L2, L3 and the snubbers C9, R1 and C10, R2 stabilize the loops formed by the bootstrap circuits and the output stage of the TDA7293. By considering again a maximum average output power (music signal) of 20W, in case of the high efficiency application, the thermal resistance value needed from the heatsink is 2.2 o C/W (Vs =50 V and Rl= 8 Ohm). All components (TDA7293 and power transis- tors T1 and T2) can be placed on a 1.5 o C/W heatsink, with the power darlingtons electrically insulated from the heatsink. Since the total power dissipation is less than that of a usual class AB amplifier, additional cost sav- ings can be obtained while optimizing the power supply, even with a high heatsink . BRIDGE APPLICATION Another application suggestion is the BRIDGE configuration, where two TDA7293 are used. In this application, the value of the load must not be lower than 8 Ohm for dissipation and current capability reasons. A suitable field of application includes HI-FI/TV subwoofers realizations. The main advantagesoffered by this solution are: - High power performanceswith limited supply voltage level. - Considerablyhigh output power even with high load values (i.e. 16 Ohm). With Rl= 8 Ohm, Vs = 25V the maximum output power obtainable is 150 W, while with Rl=16 Ohm, Vs = 40V the maximum Pout is 200 W. APPLICATION NOTE: (ref. fig. 7) Modular Application (more Devices in Parallel) The use of the modular application lets very high power be delivered to very low impedance loads. The modular application implies one device to act as a master and the others as slaves. The slave power stages are driven by the master device and work in parallel all together, while the input and the gain stages of the slave device are disabled, the figure below shows the connections required to configure two devices to work to- gether. The master chip connections are the same as the normal single ones. The outputs can be connected together with- out the need of any ballast resistance. The slave SGND pin must be tied to the nega- tive supply. The slave ST-BY pin must be connected to ST-BYpin. The bootstrap lines must be connected to- gether and the bootstrap capacitor must be in- creased: for N devices the boostrap capacitor must be 22F times N. The slave Mute and IN-pins must be grounded. THE BOOTSTRAP CAPACITOR For compatibility purpose with the previous de- vices of the family, the boostrap capacitor can be connected both between the bootstrappin (6) and the output pin (14) or between the boostrap pin (6) and the bootstraploader pin (12). When the bootcap is connected between pin 6 and 14, the maximum supply voltage in presence of output signal is limited to 100V, due the boot- strap capacitor overvoltage. When the bootcap is connected between pins 6 and 12 the maximum supply voltage extend to the full voltage that the technologycan stand: 120V. This is accomplished by the clamp introduced at the bootstrap loader pin (12): this pin follows the output voltage up to 100V and remains clamped at 100V for higher output voltages. This feature lets the output voltage swing up to a gate-source voltage from the positive supply (VS -3 to 6V) TDA7293 8/13 www.agelectronica.com www.agelectronica.com
www.agelectronica.com www.agelectronica.com Informationfurnishedis believed to be accurate and reliable. However, STMicroelectronics assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result fromits use. No license is granted by implicationor otherwise under any patent or patent rights of STMicroelectronics. Specification mentioned in this publicationare subject tochange without notice. This publicationsupersedes and replaces all informationpreviously supplied. STMicroelectronics products are notauthorizedfor use as critical componentsinlife support devices or systems without express writtenapproval of STMicroelectronics. The ST logois a registered trademark of STMicroelectronics 1999 STMicroelectronics Printed in Italy All Rights Reserved STMicroelectronics GROUP OF COMPANIES Australia - Brazil - China - Finland - France - Germany - Hong Kong - India - Italy - Japan - Malaysia - Malta - Morocco - Singapore - Spain - Sweden - Switzerland - United Kingdom - U.S.A. http://www.st.com TDA7293 13/13 www.agelectronica.com www.agelectronica.com