EE 2310 Laboratory Experiment #2: Digital Adder Circuits 1.

Introduction: In the previous laboratory exercise, we studied basic combinational logic circuits. Today we will study the adder circuit. While arithmetic circuits such as the digital adder are almost always used in sequential digital systems (typically microprocessor or computer processing subsystems), they are, in fact completely combinational logic. The sequential aspect of their operation is in the way the operands (numbers to be added or otherwise manipulated) are gated into the processing elements, and the way in which the result is stored after the operation. Today our concern will be strictly with the combinational logic of the digital addition function. 2. Goal of this exercise: The purpose of this lab is to familiarize students with the functionality of the digital adder circuit. We will operate the 74LS83 4-bit full adder to get the feel of the adder operation. We will then build and operate a 2-bit full adder from basic combinational 74LS logic. Theory of experiment: We studied half- and full-adders in class. We know that the basic half adder adds two bits to produce an arithmetic result and a possible carry. The basic diagram of the half-adder is:

This circuit produces a 1 sum whenever A or B is 1, otherwise Sum is 0. However, when both A and B are 1 (and thereby Sum is 0), Carry is 1. The half-adder can add two single bits, but does not make a provision for carry-in. If we wish to make a full column adder, that is, an adder that will add one column of two multi-digit binary numbers, then we must make provision for that carry-in, since whenever multi-digit numbers are added, the addition of any one column of the two numbers must anticipate a carry being generated from addition of the column immediately to the left. In that case, the so-called full adder must be used:

The full adder contains circuitry to accommodate the carry-in from addition of the next-less significant column of the number. Thus, addition of the two least-significant bits (LSBs) of

EE 2310: Experiment #2

two numbers can be made using half-adders, but full adders must be used to add the other columns of the two numbers. 3. Experimental Equipment List: The following components are required for this experimental procedure:
IDL-800 Digital Lab. Circuits Evaluator (breadboard unit with test equipment and power supply built in) IDL-800 User Manual (as required) SN 74LS83 Full Adder (digital logic kit) SN 74LS08 Quad 2-input AND gate (digital logic kit) SN 74LS32 Quad 2-input OR gate (digital logic kit) SN 74LS86 Quad 2-input XOR gate (digital logic kit) Breadboard wire connection kit Pin assignment diagrams for circuits noted above (see back of this exercise outline)

4. Pre-Work: Study the class notes on digital addition and study the architecture sections of half- and full-adders (Tokheim, Chapter 8). 5. Experimental Procedure:
1) 4-Bit Addition with 74LS83: Make sure power is off. Locate the 74LS83 4-bit adder and plug it into the prototype board. Note: for all the following instructions on connections of circuits (except power and ground), please refer to the appropriate chip diagram on the last page of these instructions. Connect pin 12 to ground and pin 5 to +5V (note the difference in these power pins from the connections you used last week). Connect the parallel output sum pins (S0-S3) to LED indicators. Connect the 8 data switches to the 8 data inputs. Make sure that you connect them in an easy-to-use order, such as switch 1-A0, switch 2-B0, switch 3-A1, etc., or switches 1-4 to A0-3 and 5-8 to B0-3. Connect Carry In (denoted CI) to one of the pulse switches, and Carry Out (denoted CO) to the 5th LED input. Make sure all the data switches are on 0. Turn on the power. Turn on the LSB A bit (A0) and note that the appropriate S bit (S0) LED lights up. Now turn on the LSB B bit (B0). Note that S0 goes out and S1 lights up. Activate the pulse switch (hold it on) and note that since this makes carry-in 1, the S0 bit lights again. With carry-in a 1, you can turn either A0 or B0 to 0, and carry-in and the other bit will still properly add to 2 (LED S0 off, LED S1 on). Repeat this procedure with all the bits until you are familiar with the adder operation. Note that when adding two binary numbers with a sum of 16 or more, the carry-out LED is also lit. Turn off the power and disconnect the circuit connections. 2) Constructing a 2-bit full-adder: Constructing a 2-bit full adder will require XOR, OR, and AND gates. Obtain a 74LS86 XOR chip, one 74LS32 OR chip, and a 74LS08 AND chip from the logic parts kit. Plug them into the board. Remember: DO NOT PLUG IN TWO LOGIC CHIPS ACROSS FROM EACH OTHER ON ADJACENT VALLEYS! YOU AUTOMATICALLY CONNECT ALL ADJACENT PINS TO EACH OTHER WHEN YOU DO THIS. The gates should be connected as follows (make sure power is off at this point):

(See Next Page)

EE 2310: Experiment #2

ALSO REMEMBER TO CONECT POWER INPUTS TO EACH CHIP! Note that the XOR, AND, and OR gate make up the full adder circuit for each of the two bits. Inputs A1-A2 (number 1) and B1-B2 (number 2) should be connected to four of the data switches. A fifth data switch should be connected to Carry In. Note that A1 and B1 are the LSBs of the numbers, and A2 and B2 the MSBs. The Sum 1-2 and Carry Out should go to three adjacent LED inputs. Make sure that all switches are in the low (0) position. Check all connections and then turn on the power. Turn on A1 and note Sum 1 light up. Now turn on B1 and note that Sum 1 goes off but Sum 2 goes on. This means that the carry (Carry 1) has propagated to the Bit 2 sum and made the output of the adder binary 2. Turn on the A2 and B2 switches and note that Carry Out now turns on (since the two 2s being added make a sum of 4, and our adder only has a 2-bit sum output, which can only show a maximum of 3). Experiment with the adder until you are comfortable with it. Then complete the following additions, noting what sum lights are on, and whether the Carry Out light is on: 1+2+carry, carry +3+1, carry+3+3, 2+2+carry. Tabulate results and discuss in the project summary. 3) But can it Subtract? Using the information provided in Lecture #4, redesign the adder to add or subtract two positive 2-bit numbers and provide the proper sign as required. Assume that there is no carry in to the least significant of the two bits, so that the LSB carry-in may be used to help construct the subtract function. Have the TA verify your circuit functionality. Then verify subtraction of the following numbers: 3-1, 3-2, 2-1, 2-0.

6. Equipment Disassembly: The experimental procedure is complete. Please disassemble the circuit wiring, replace parts and wires in the kit boxes, and return boxes to 2310 parts cabinet. Make sure that your workbench is clean before leaving the lab by having the TA verify the state of the bench, then have the TA sign your data sheet(s). 7. Laboratory Report: As usual, please follow the laboratory report form. In your write-up, discuss the operation of the circuits and the verification of the function of each. Also include the following items:
Discuss your experience in the laboratory and any problems with the procedure. Make a drawing for a 1-bit full adder without using an XOR gate. How much more complicated is this adder? Show the truth table of the 2-bit adder for the cases listed in part 2 of Section 5. Make a drawing of the 2-bit adder/subtractor you designed in part 3 of Section 5.

EE 2310: Experiment #2

Circuit Diagrams: Here are the pin-outs for the circuit elements used in this laboratory:
14

08
1 2 3 1 2

32
3
16 B3 4 B2 7 11 B1

CO

83
S3 2 S2 6 S1 9 S0
15

4 5

4 5

B0

9 10

9 10

1 3 A3 A2 8 A1 10

A0

CI
13

12 13

11

12 13

11

SN 74LS83 4-bit full adder

SN 74LS08 Quad 2-input AND gate

SN 74LS32 Quad 2-input OR gate

Notch
1 2 3 4 5 6 7 14 13 12 11 10 9 8 Power (+5V.) connection

4 5

9 10

Ground (0V.) connection

12 13

11

74 LS XXX Outline for all chips but 74LS83

SN 74LS86 Quad 2-input XOR gate

Notch
1 2 3 4 5 6 7 8 16 15 14 13 12 11 10 9

Power (+5V.) connection

Ground (0V.) connection

Physical chip outline for 74LS83