Tda 1308

TDA1308
Class-AB stereo headphone driver

Rev. 5 14 March 2011 Product data sheet
1. General description
The TDA1308 is an integrated class-AB stereo headphone driver contained in an SO8 or a TSSOP8 plastic package. The device is fabricated in a 1 m Complementary Metal Oxide Semiconductor (CMOS) process and has been primarily developed for portable digital audio applications.
2. Features and benefits

Wide temperature range No switch ON/OFF clicks Excellent power supply ripple rejection Low power consumption Short-circuit resistant High performance High signal-to-noise ratio High slew rate Low distortion Large output voltage swing
3. Quick reference data

Table 1. Quick reference data VDD = 5 V; VSS = 0 V; Tamb = 25 C; fi = 1 kHz; RL = 32 ; unless otherwise specified. Symbol VDD VSS IDD Ptot Po THD+N Parameter supply voltage negative supply voltage supply current total power dissipation output power total harmonic distortion-plus-noise RL = 5 k S/N signal-to-noise ratio Conditions single supply dual supply dual supply no load no load maximum; THD+N < 0.1 %
[1] [1] [1]
Min 3.0 1.5 1.5 100
Typ 5.0 2.5 2.5 3 15 40 0.03 70 101 110
Max 7.0 3.5 3.5 5 25 80 0.06 65 -
Unit V V V mA mW mW % dB dB dB
NXP Semiconductors
TDA1308
Table 1. Quick reference data continued VDD = 5 V; VSS = 0 V; Tamb = 25 C; fi = 1 kHz; RL = 32 ; unless otherwise specified. Symbol cs PSRR Tamb
[1]
Parameter channel separation
Conditions RL = 5 k
[1]
Min 40
Typ 70 105 90 -
Max +85
Unit dB dB dB C
power supply ripple rejection ambient temperature
fi = 100 Hz; Vripple(p-p) = 100 mV
VDD = 5 V; Vo(p-p) = 3.5 V (at 0 dB).
4. Ordering information
Table 2. Ordering information Package Name TDA1308T TDA1308TT SO8 TSSOP8 Description plastic small outline package; 8 leads; body width 3.9 mm plastic thin shrink small outline package; 8 leads; body width 3 mm Version SOT96-1 SOT505-1 Type number
5. Block diagram
OUTA INAINA+
1 2 3
TDA1308
8 VDD
7 6 5
mka779
OUTB INBINB+
VSS
Fig 1.
Block diagram
TDA1308
All information provided in this document is subject to legal disclaimers.
NXP B.V. 2011. All rights reserved.
Product data sheet
Rev. 5 14 March 2011
2 of 17
NXP Semiconductors
TDA1308
6. Pinning information
6.1 Pinning
TDA1308
OUTA INAINA+ VSS 1 2 3 4
001aaf782
8 7 6 5
VDD OUTB INBINB+
Fig 2.
Pin configuration
6.2 Pin description

Table 3. Symbol OUTA INA INA+ VSS INB+ INB OUTB VDD Pin description Pin 1 2 3 4 5 6 7 8 Description output A inverting input A non-inverting input A negative supply non-inverting input B inverting input B output B positive supply
7. Internal circuitry
VDD I1
INA/B+
M1
M2
A1
M3
INA/BOUTA/B
Cm M4 D1 D2 D3 D4 M5 A2 M6
VSS
mka781
Fig 3.
TDA1308
Equivalent schematic diagram

All information provided in this document is subject to legal disclaimers. NXP B.V. 2011. All rights reserved.
Product data sheet
3 of 17
NXP Semiconductors
TDA1308
8. Limiting values
Table 4. Limiting values In accordance with the Absolute Maximum Rating System (IEC 60134). Symbol Parameter VDD tsc Tstg Tamb VESD supply voltage short-circuit duration time storage temperature ambient temperature electrostatic discharge voltage HBM MM
[1] [2]
Conditions output; Tamb = 25 C; Ptot = 1 W
Min 0 20 65 40 2 200
Max 8.0 +150 +85 +2 +200
Unit V s C C kV V
[1] [2]
Human body model (HBM): C = 100 pF; R = 1500 ; 3 pulses positive plus 3 pulses negative. Machine model (MM): C = 200 pF; L = 0.5 mH; R = 0 ; 3 pulses positive plus 3 pulses negative.
9. Thermal characteristics
Table 5. Symbol Rth(j-a) Thermal characteristics Parameter thermal resistance from junction to ambient Conditions SO8 TSSOP8 Typ 210 220 Unit K/W K/W
TDA1308
Product data sheet
4 of 17
NXP Semiconductors
TDA1308
10. Characteristics
Table 6. Characteristics VDD = 5 V; VSS = 0 V; Tamb = 25 C; fi = 1 kHz; RL = 32 ; unless otherwise specified. Symbol Supplies VDD VSS IDD Ptot |VI(offset)| IIB Vcm Gv(ol) IO Ro VO supply voltage negative supply voltage supply current total power dissipation input offset voltage input bias current common-mode voltage open-loop voltage gain output current output resistance output voltage variation RL = 16 RL = 5 k cs PSRR CL THD+N channel separation RL = 5 k power supply ripple rejection fi = 100 Hz; Vripple(p-p) = 100 mV load capacitance total harmonic distortion-plus-noise RL = 5 k RL = 5 k S/N f1 Po Ci SR B
[1] [2]
[2] [2] [2] [2] [1]
Parameter
Conditions single supply dual supply dual supply no load no load
Min 3.0 1.5 1.5 0
Typ 5.0 2.5 2.5 3 15 10 10 70 60 0.25 70 105 90 0.03 70 101 0.0009 110 5.5 40 3 5 20
Max 7.0 3.5 3.5 5 25 3.5 4.25 3.5 4.9 200 0.06 65 80 -
Unit V V V mA mW mV pA pA dB mA V V V dB dB dB pF % dB dB % dB MHz mW pF V/s kHz
Static characteristics
R L = 5 k maximum THD+N < 0.1 %

[1] [1] [1]
0.75 1.5 0.1 100 -
Dynamic characteristics
signal-to-noise ratio unity gain frequency output power input capacitance slew rate bandwidth unity gain inverting unity gain inverting open-loop; RL = 5 k maximum; THD+N < 0.1 %
Values are proportional to VDD; THD+N < 0.1 %. VDD = 5 V; Vo(p-p) = 3.5 V (at 0 dB).
TDA1308
Product data sheet
5 of 17
NXP Semiconductors
TDA1308
11. Application information
R6 3.9 k
C4
VOUTA
100 F/6 V RL
C7 R1 10 k C1 22 F 6V
VINA
1 F
R5 3.9 k
2 3 5
TDA1308
C5 0.1 F
R2 10 k
C2 100 F 10 V
C6
VINB
1 F
R3 3.9 k
6 7
R4 3.9 k
4
C3
VOUTB
100 F/6 V RL 001aan758
Fig 4.
Typical application
12. Test information

VDD
3.9 k 100 F
VOUTA
RL
VINA
3.9 k
1 2 3
Vref (typ. 2.5 V) VINB

3.9 k
TDA1308
5 6 7 4
C6 100 F
3.9 k
100 F
VOUTB
RL mka782
Fig 5.
Measurement circuit for inverting application
TDA1308
Product data sheet
6 of 17
NXP Semiconductors
TDA1308
mka784
-70 Xtalk (dB) -90
mka785
80 Gv (dB) RL = 32 no load
40
RL = 16 -110 32
5 k -130 10-1
102
103
104
105
106
107 108 fi (Hz)
10-2
10-3
10-4
fi (Hz)
10-5
Fig 6. Open-loop gain as a function of input frequency
Fig 7. Crosstalk as a function of input frequency
100 Po (mW) 60
mka786
-50 THD+N (dB) -70
mka787
RL = 16 32
RL = 16 ; Po = 50 mW
40
RL = 32 ; Po = 50 mW
20
-90 RL = 5 k; Vo(p-p) = 3.5 V
10
5 VDD (V)
-110 10-1
10-2
10-3
10-4
fi (Hz)
10-5
Fig 8. Output power as a function of supply voltage
Fig 9. Total harmonic distortion plus noise ratio as a function of input frequency
TDA1308
Product data sheet
7 of 17
NXP Semiconductors
TDA1308
-40 THD+N (dB) RL = 8 -60 16 32
mka788
-80
5 k
fi = 1 kHz -100 10-2 10-1 1 Vo(p-p) (V) 10
Fig 10. Total harmonic distortion plus noise ratio as a function of output voltage level
TDA1308
Product data sheet
8 of 17
NXP Semiconductors
TDA1308
13. Package outline

SO8: plastic small outline package; 8 leads; body width 3.9 mm SOT96-1
A X
c
y
HE
v M A
Z
8 5
Q A2
pin 1 index
A1
(A 3) Lp L
bp
w M
detail X
2.5 scale
5 mm
DIMENSIONS (inch dimensions are derived from the original mm dimensions) UNIT mm inches Notes 1. Plastic or metal protrusions of 0.15 mm (0.006 inch) maximum per side are not included. 2. Plastic or metal protrusions of 0.25 mm (0.01 inch) maximum per side are not included. OUTLINE VERSION SOT96-1 REFERENCES IEC
076E03
A max. 1.75
0.069
A1 0.25 0.10
A2 1.45 1.25
A3 0.25
0.01
bp 0.49 0.36
c 0.25 0.19
D (1) 5.0 4.8

0.20 0.19
E (2) 4.0 3.8

0.16 0.15
e 1.27
0.05
HE 6.2 5.8
L 1.05
Lp 1.0 0.4
Q 0.7 0.6
v 0.25
0.01
w 0.25
0.01
y 0.1
0.004
Z (1) 0.7 0.3

0.028 0.012
0.010 0.057 0.004 0.049
0.019 0.0100 0.014 0.0075
0.244 0.039 0.028 0.041 0.228 0.016 0.024
8 o 0
JEDEC
MS-012
JEITA
EUROPEAN PROJECTION
ISSUE DATE 99-12-27 03-02-18
Fig 11. Package outline SOT96-1 (SO8)

TDA1308 All information provided in this document is subject to legal disclaimers. NXP B.V. 2011. All rights reserved.
Product data sheet
9 of 17
NXP Semiconductors
TDA1308
TSSOP8: plastic thin shrink small outline package; 8 leads; body width 3 mm
SOT505-1
c y HE v M A
A2 pin 1 index
A1
(A3)
Lp L
1
e bp
4
detail X w M
2.5 scale
5 mm
DIMENSIONS (mm are the original dimensions) UNIT mm A max. 1.1 A1 0.15 0.05 A2 0.95 0.80 A3 0.25 bp 0.45 0.25 c 0.28 0.15 D(1) 3.1 2.9 E(2) 3.1 2.9 e 0.65 HE 5.1 4.7 L 0.94 Lp 0.7 0.4 v 0.1 w 0.1 y 0.1 Z(1) 0.70 0.35 6 0
Notes 1. Plastic or metal protrusions of 0.15 mm maximum per side are not included. 2. Plastic or metal protrusions of 0.25 mm maximum per side are not included. OUTLINE VERSION SOT505-1 REFERENCES IEC JEDEC JEITA EUROPEAN PROJECTION ISSUE DATE 99-04-09 03-02-18
Fig 12. Package outline SOT505-1 (TSSOP8)

Product data sheet
10 of 17
NXP Semiconductors
TDA1308
14. Soldering of SMD packages

This text provides a very brief insight into a complex technology. A more in-depth account of soldering ICs can be found in Application Note AN10365 Surface mount reflow soldering description.
14.1 Introduction to soldering

Soldering is one of the most common methods through which packages are attached to Printed Circuit Boards (PCBs), to form electrical circuits. The soldered joint provides both the mechanical and the electrical connection. There is no single soldering method that is ideal for all IC packages. Wave soldering is often preferred when through-hole and Surface Mount Devices (SMDs) are mixed on one printed wiring board; however, it is not suitable for fine pitch SMDs. Reflow soldering is ideal for the small pitches and high densities that come with increased miniaturization.
14.2 Wave and reflow soldering

Wave soldering is a joining technology in which the joints are made by solder coming from a standing wave of liquid solder. The wave soldering process is suitable for the following:
Through-hole components Leaded or leadless SMDs, which are glued to the surface of the printed circuit board
Not all SMDs can be wave soldered. Packages with solder balls, and some leadless packages which have solder lands underneath the body, cannot be wave soldered. Also, leaded SMDs with leads having a pitch smaller than ~0.6 mm cannot be wave soldered, due to an increased probability of bridging. The reflow soldering process involves applying solder paste to a board, followed by component placement and exposure to a temperature profile. Leaded packages, packages with solder balls, and leadless packages are all reflow solderable. Key characteristics in both wave and reflow soldering are:
Board specifications, including the board finish, solder masks and vias Package footprints, including solder thieves and orientation The moisture sensitivity level of the packages Package placement Inspection and repair Lead-free soldering versus SnPb soldering
14.3 Wave soldering

Key characteristics in wave soldering are:
Process issues, such as application of adhesive and flux, clinching of leads, board
transport, the solder wave parameters, and the time during which components are exposed to the wave
Solder bath specifications, including temperature and impurities

Product data sheet
11 of 17
NXP Semiconductors
TDA1308
14.4 Reflow soldering

Key characteristics in reflow soldering are:
Lead-free versus SnPb soldering; note that a lead-free reflow process usually leads to
higher minimum peak temperatures (see Figure 13) than a SnPb process, thus reducing the process window
Solder paste printing issues including smearing, release, and adjusting the process
window for a mix of large and small components on one board
Reflow temperature profile; this profile includes preheat, reflow (in which the board is
heated to the peak temperature) and cooling down. It is imperative that the peak temperature is high enough for the solder to make reliable solder joints (a solder paste characteristic). In addition, the peak temperature must be low enough that the packages and/or boards are not damaged. The peak temperature of the package depends on package thickness and volume and is classified in accordance with Table 7 and 8
Table 7. SnPb eutectic process (from J-STD-020C) Package reflow temperature (C) Volume (mm3) < 350 < 2.5 2.5 Table 8. 235 220 Lead-free process (from J-STD-020C) Package reflow temperature (C) Volume (mm3) < 350 < 1.6 1.6 to 2.5 > 2.5 260 260 250 350 to 2000 260 250 245 > 2000 260 245 245 350 220 220
Package thickness (mm)
Package thickness (mm)
Moisture sensitivity precautions, as indicated on the packing, must be respected at all times. Studies have shown that small packages reach higher temperatures during reflow soldering, see Figure 13.
TDA1308
Product data sheet
12 of 17
NXP Semiconductors
TDA1308
temperature
maximum peak temperature = MSL limit, damage level
minimum peak temperature = minimum soldering temperature
peak temperature
time
001aac844
MSL: Moisture Sensitivity Level
Fig 13. Temperature profiles for large and small components
For further information on temperature profiles, refer to Application Note AN10365 Surface mount reflow soldering description.
TDA1308
Product data sheet
13 of 17
NXP Semiconductors
TDA1308
15. Revision history

Table 9. Revision history Release date 20110314 Data sheet status Product data sheet Change notice Supersedes TDA1308_A_4 Document ID TDA1308 v.5 Modifications:
Removed all references to type numbers TDA1308, TDA1308A, TDA1308AUK Changed pin names INA(neg), INA(pos), INB(pos), INB(neg) to INA, INA+, INB+ and INB Updated parameter symbols in Tables 4 and 6, and Figures 7, 9 and 10 Replaced Figure 4 Product data sheet Product specification Product specification Product specification TDA1308_A_3 TDA1308_A_2 TDA1308_1 -
TDA1308_A_4 TDA1308_A_3 TDA1308_A_2 TDA1308_1
20070125 20020719 20020227 19940905
TDA1308
Product data sheet
14 of 17
NXP Semiconductors
TDA1308
16. Legal information

16.1 Data sheet status
Document status[1][2] Objective [short] data sheet Preliminary [short] data sheet Product [short] data sheet
[1] [2] [3]
Product status[3] Development Qualification Production
Definition This document contains data from the objective specification for product development. This document contains data from the preliminary specification. This document contains the product specification.
Please consult the most recently issued document before initiating or completing a design. The term short data sheet is explained in section Definitions. The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URL http://www.nxp.com.
16.2 Definitions
Draft The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information. Short data sheet A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local NXP Semiconductors sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail. Product specification The information and data provided in a Product data sheet shall define the specification of the product as agreed between NXP Semiconductors and its customer, unless NXP Semiconductors and customer have explicitly agreed otherwise in writing. In no event however, shall an agreement be valid in which the NXP Semiconductors product is deemed to offer functions and qualities beyond those described in the Product data sheet.
malfunction of an NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental damage. NXP Semiconductors accepts no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customers own risk. Applications Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification. Customers are responsible for the design and operation of their applications and products using NXP Semiconductors products, and NXP Semiconductors accepts no liability for any assistance with applications or customer product design. It is customers sole responsibility to determine whether the NXP Semiconductors product is suitable and fit for the customers applications and products planned, as well as for the planned application and use of customers third party customer(s). Customers should provide appropriate design and operating safeguards to minimize the risks associated with their applications and products. NXP Semiconductors does not accept any liability related to any default, damage, costs or problem which is based on any weakness or default in the customers applications or products, or the application or use by customers third party customer(s). Customer is responsible for doing all necessary testing for the customers applications and products using NXP Semiconductors products in order to avoid a default of the applications and the products or of the application or use by customers third party customer(s). NXP does not accept any liability in this respect. Limiting values Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) will cause permanent damage to the device. Limiting values are stress ratings only and (proper) operation of the device at these or any other conditions above those given in the Recommended operating conditions section (if present) or the Characteristics sections of this document is not warranted. Constant or repeated exposure to limiting values will permanently and irreversibly affect the quality and reliability of the device. Terms and conditions of commercial sale NXP Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published at http://www.nxp.com/profile/terms, unless otherwise agreed in a valid written individual agreement. In case an individual agreement is concluded only the terms and conditions of the respective agreement shall apply. NXP Semiconductors hereby expressly objects to applying the customers general terms and conditions with regard to the purchase of NXP Semiconductors products by customer. No offer to sell or license Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights. Export control This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from national authorities.
16.3 Disclaimers
Limited warranty and liability Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. In no event shall NXP Semiconductors be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation - lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory. Notwithstanding any damages that customer might incur for any reason whatsoever, NXP Semiconductors aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the Terms and conditions of commercial sale of NXP Semiconductors. Right to make changes NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof. Suitability for use NXP Semiconductors products are not designed, authorized or warranted to be suitable for use in life support, life-critical or safety-critical systems or equipment, nor in applications where failure or
TDA1308
Product data sheet
15 of 17
NXP Semiconductors
TDA1308
product for such automotive applications, use and specifications, and (b) whenever customer uses the product for automotive applications beyond NXP Semiconductors specifications such use shall be solely at customers own risk, and (c) customer fully indemnifies NXP Semiconductors for any liability, damages or failed product claims resulting from customer design and use of the product for automotive applications beyond NXP Semiconductors standard warranty and NXP Semiconductors product specifications.
Quick reference data The Quick reference data is an extract of the product data given in the Limiting values and Characteristics sections of this document, and as such is not complete, exhaustive or legally binding. Non-automotive qualified products Unless this data sheet expressly states that this specific NXP Semiconductors product is automotive qualified, the product is not suitable for automotive use. It is neither qualified nor tested in accordance with automotive testing or application requirements. NXP Semiconductors accepts no liability for inclusion and/or use of non-automotive qualified products in automotive equipment or applications. In the event that customer uses the product for design-in and use in automotive applications to automotive specifications and standards, customer (a) shall use the product without NXP Semiconductors warranty of the
16.4 Trademarks
Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.
17. Contact information

For more information, please visit: http://www.nxp.com For sales office addresses, please send an email to: [email protected]
TDA1308
Product data sheet
16 of 17
NXP Semiconductors
TDA1308
18. Contents
1 2 3 4 5 6 6.1 6.2 7 8 9 10 11 12 13 14 14.1 14.2 14.3 14.4 15 16 16.1 16.2 16.3 16.4 17 18 General description . . . . . . . . . . . . . . . . . . . . . . 1 Features and benefits . . . . . . . . . . . . . . . . . . . . 1 Quick reference data . . . . . . . . . . . . . . . . . . . . . 1 Ordering information . . . . . . . . . . . . . . . . . . . . . 2 Block diagram . . . . . . . . . . . . . . . . . . . . . . . . . . 2 Pinning information . . . . . . . . . . . . . . . . . . . . . . 3 Pinning . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 3 Pin description . . . . . . . . . . . . . . . . . . . . . . . . . 3 Internal circuitry. . . . . . . . . . . . . . . . . . . . . . . . . 3 Limiting values. . . . . . . . . . . . . . . . . . . . . . . . . . 4 Thermal characteristics . . . . . . . . . . . . . . . . . . 4 Characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . 5 Application information. . . . . . . . . . . . . . . . . . . 6 Test information . . . . . . . . . . . . . . . . . . . . . . . . . 6 Package outline . . . . . . . . . . . . . . . . . . . . . . . . . 9 Soldering of SMD packages . . . . . . . . . . . . . . 11 Introduction to soldering . . . . . . . . . . . . . . . . . 11 Wave and reflow soldering . . . . . . . . . . . . . . . 11 Wave soldering . . . . . . . . . . . . . . . . . . . . . . . . 11 Reflow soldering . . . . . . . . . . . . . . . . . . . . . . . 12 Revision history . . . . . . . . . . . . . . . . . . . . . . . . 14 Legal information. . . . . . . . . . . . . . . . . . . . . . . 15 Data sheet status . . . . . . . . . . . . . . . . . . . . . . 15 Definitions . . . . . . . . . . . . . . . . . . . . . . . . . . . . 15 Disclaimers . . . . . . . . . . . . . . . . . . . . . . . . . . . 15 Trademarks. . . . . . . . . . . . . . . . . . . . . . . . . . . 16 Contact information. . . . . . . . . . . . . . . . . . . . . 16 Contents . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 17
Please be aware that important notices concerning this document and the product(s) described herein, have been included in section Legal information.
NXP B.V. 2011.
All rights reserved.
For more information, please visit: http://www.nxp.com For sales office addresses, please send an email to: [email protected] Date of release: 14 March 2011 Document identifier: TDA1308

Tda 1308

Uploaded by

Copyright:

Available Formats

Tda 1308

Uploaded by

Document Information

Copyright

Available Formats

Share this document

Share or Embed Document

Sharing Options

Did you find this document useful?

Is this content inappropriate?

Copyright:

Available Formats

Tda 1308

Uploaded by

Copyright:

Available Formats

TDA1308

Class-AB stereo headphone driver

2. Features and benefits

3. Quick reference data

Min 3.0 1.5 1.5 100

Typ 5.0 2.5 2.5 3 15 40 0.03 70 101 110

Max 7.0 3.5 3.5 5 25 80 0.06 65 -

Parameter channel separation

power supply ripple rejection ambient temperature

fi = 100 Hz; Vripple(p-p) = 100 mV

VDD = 5 V; Vo(p-p) = 3.5 V (at 0 dB).

All information provided in this document is subject to legal disclaimers.

NXP B.V. 2011. All rights reserved.

Product data sheet

Rev. 5 14 March 2011

VDD OUTB INBINB+

6.2 Pin description

Equivalent schematic diagram

Product data sheet

Rev. 5 14 March 2011

Conditions output; Tamb = 25 C; Ptot = 1 W

Max 8.0 +150 +85 +2 +200

All information provided in this document is subject to legal disclaimers.

NXP B.V. 2011. All rights reserved.

Product data sheet

Rev. 5 14 March 2011

Conditions single supply dual supply dual supply no load no load

Min 3.0 1.5 1.5 0

Unit V V V mA mW mV pA pA dB mA V V V dB dB dB pF % dB dB % dB MHz mW pF V/s kHz

R L = 5 k maximum THD+N < 0.1 %

0.75 1.5 0.1 100 -

All information provided in this document is subject to legal disclaimers.

NXP B.V. 2011. All rights reserved.

Product data sheet

Rev. 5 14 March 2011

11. Application information

12. Test information

Vref (typ. 2.5 V) VINB

Measurement circuit for inverting application

All information provided in this document is subject to legal disclaimers.

NXP B.V. 2011. All rights reserved.

Product data sheet

Rev. 5 14 March 2011

-70 Xtalk (dB) -90

107 108 fi (Hz)

Fig 6. Open-loop gain as a function of input frequency

Fig 7. Crosstalk as a function of input frequency

-50 THD+N (dB) -70

-90 RL = 5 k; Vo(p-p) = 3.5 V

Fig 8. Output power as a function of supply voltage

All information provided in this document is subject to legal disclaimers.

NXP B.V. 2011. All rights reserved.

Product data sheet

Rev. 5 14 March 2011

-40 THD+N (dB) RL = 8 -60 16 32

fi = 1 kHz -100 10-2 10-1 1 Vo(p-p) (V) 10

All information provided in this document is subject to legal disclaimers.

NXP B.V. 2011. All rights reserved.

Product data sheet

Rev. 5 14 March 2011