BIT 410 CPLD and Fpga Architecture (Elective - Iii)
BIT 410 CPLD and Fpga Architecture (Elective - Iii)
UNIT I #evie$ of %o&ic Desi&n' Imp!ementation $it( )*)D + ),# &ates' desi&nin& $it( mu!tip!exers' imp!ementation of !o&ic functions $it( !ook-up ta.!es' minimi/ation of com.inationa! functions .ased on a0 1ircuit si/e' &ates and !itera!s i2e2 space 3 po$er .0 num.er of !eve!s of !o&ic i2e2 time or circuit dept(2 4(e 5uine-Mc1!uskey *!&orit(m' Mu!ti !eve! !o&ic minimi/ation' coverin&' factored forms' tec(no!o&y mappin&' revie$ of finite state mac(ines' one (ot encodin& UNIT II Pro&ramma.!e %o&ic6 Introduction' pro&ramma.!e !o&ic devices 7P%Ds0' P%Ds' 1P%Ds' fundamenta!s of P%D circuits' P%D sym.o!o&y' P%D arc(itectures6 Pro&rmma.!e #ead ,n!y Memories 7P#,Ms0' Pro&ramma.!e *rray %o&ic 7P*%0' *%4E#* 1P%Ds UNIT III 8P9*s6 Introduction' Pro&rammin& 4ec(no!o&ies6 #*M' *ntifuse' EP#,M and EEP#,M :i!inx 8P9*s' *cte!' *!tera' 1oncurrent %o&ic 8P9*s2 1rosspoint o!utions 8P9*' trans!ation to :)8 format' Partition' P!ace and route' 4ec(no!o&y mappin& for 8P9*s6 %o&ic ynt(esis' !o&ic ,ptimi/ation' %ookup 4a.!e 4ec(no!o&y Mappin&' Mappin& into :i!inx 3;;; 1%<s' Mu!tip!exer 4ec(no!o&y' Mappin&2 UNIT IV %o&ic <!ock *rc(itecture6 %o&ic <!ock functiona!ity =ersus area-efficiency' Impact of %o&ic <!ock 8unctiona!ity in 8P9* performance' #outin& for 8P9*s6 e&mented 1(anne! #outin&' #outin& for ymmetrica! 8P9*s' 19E detai!ed router *!&orit(m2 8!exi.i!ity of 8P9* routin& arc(itectures6 %o&ic <!ock' 1onnection <!ock' 4rade offs in 8!exi.i!ities of t(e and 1 .!ocks' * t(eoretica! mode! for 8P9* routin&2 UNIT V P!atform 8P9* arc(itectures' Mu!ti-8P9* ystems6 :i!inx =irtex II Pro P!atform 8P9*' *!tera tratix P!atform 8P9*' eria! I>,' Memories' 1PUs and Em.edded Mu!tip!iers' Mu!ti 8P9* systems6 Interconnectin& Mu!tip!e 8P9*s' partitionin&' )ove! arc(itectures2
Suggested Reading: ?2 Park @2 1(an > ami(a Mourad' ADi&ita! Desi&n usin& 8ie!d Pro&ramma.!e 9ate *rraysB' Pearson' ?CC4 7Unit-I0 "2 #ona!d D 4occi' )ea! 2 Widmer' 9re&ory %2 Moss' ADi&ita! ystems6 Princip!es 3 *pp!icationsB' ?;t( Edition' Pearson' ";;C 7Unit-II0 32 tep(en <ro$n Evonko =ranesic + 8undamenta!s of Di&ita! %o&ic $it( =HD% desi&n' Mc9ra$ Hi!! + ";;; 7Unit I 3 II02 42 tep(en D2 <ro$n' #o.ert D 8rancis' Donat(an #ose' Ivonko 92 =ranesic' A8ie!d Pro&ramma.!e 9ate *rraysB' prin&er Internationa! Edition' 8irst Indian Print ";;77Unit III 3 I=0 52 Wayne Wo!f' A8P9*-.ased ystem Desi&nB' Pearson Education' 8irst Impression' ";;C 7Unit =0 F2 tep(en M2 4rim.er&er' A8ie!d Pro&ramma.!e 9ate *rray 4ec(no!o&yB prin&er Internationa! EditionB' 8irst Indian #eprint ";;72 72 Mic(e! Do(n e.astian mit( A*pp!ication + pecific Inte&rated 1ircuitsB' Pearson Education' 8irst Indian reprint ";;;2