Premiere/PCI

Baby-AT Board & Expandable Desktop Technical Product Summary

Final Review Copy Version 2.0 March, 1994 Order Number 281604-002

Premiere/PCI Baby-AT Technical Product Summary Page 2

Intel Corporation disclaims all warranties and liabilities for the use of this document and the information contained herein, and assumes no responsibility for any errors which may appear in this document. Intel makes no commitment to update the information contained herein, and may make changes at any time without notice. There are no express or implied licenses granted hereunder to any intellectual property rights of Intel Corporation or others to design or fabricate Intel integrated circuits or integrated circuits based on the information in this document. Contact your local sales office to obtain the latest specifications before placing your order. The following are trademarks of Intel Corporation and may only be used to identify Intel products: Above ICE ActionMedia iCOMP DVI Indeo Insight960 EtherExpress Intel287 ExCA Intel386 FlashFile Intel387 i287 Intel486 i386 Intel487 i387 Intel Inside i486 IntelDX2 i487 IntelDX4 i750 iPSC i860 iRMX i960 LANDesk MCS NetPort NetportExpress OverDrive Paragon Pentium RapdiCAD SatisFAXtion Solutions960 StorageExpress TokenExpress

The Indeo, OverDrive and Pentium logos are trademarks and the Intel and Intel Inside logos are registered trademarks of Intel Corporation. Intel Corporation and Intel s FASTPATH are not affiliated with Kinetics, a division of Excelan, Inc. or its FASTPATH trademark or products. MDS is an ordering code only and is not used as a product name or trademark. MDS is a trademark or registered trademark of its respective owner. Additional copies of Intel literature may be obtained from: Intel Corporation Literature Sales P.O. Box 7641 Mt. Prospect, IL 60056-7641

TRADEMARK ACKNOWLEDGMENTS Centronics is a trademark of Centronics Data Computer Corp. IBM, MDA, MCGA, EGA, VGA, Personal System/2, PS/2, PC/XT and PC/AT are trademarks of International Business Machines. PolySwitch is a registered trademark of Raychem Corporation. All other brands and names are the property of their respective owners.

INTEL CORPORATION, 1994 281604-002

Classic/PCI Baby-AT Technical Product Summary Page 3

Premiere/PCI Baby-AT Motherboard & Expandable Desktop Technical Product Summary

Table of Contents
Introduction......................................................................................................................................... 4 Board Level Features .......................................................................................................................... 5
CPU Performance Upgrade Second Level Cache System Memory Expansion Slots Peripheral Component Interconnect (PCI) Chip Set RZ1000 PCI IDE Interface SMC 37C665 Super I/O Controller Keyboard Interface Dallas DS12887 Real Time Clock, CMOS RAM and Battery System BIOS Connectors

System Level Features......................................................................................................................... 12

Chassis Peripheral Bays Fan Expansion Slots Front Panel Back Panel Power Supply Power Consumption Floppy Drive Speaker Chassis color

Premiere/PCI OmniRACK Chassis .................................................................................................... 14 Appendix A User-Installable Upgrades............................................................................................ 15 Appendix B Jumpers........................................................................................................................ 16 Appendix C AMIBIOS Setup .......................................................................................................... 17 Appendix D AMIBIOS Error messages and Beep Codes................................................................ 20 Appendix E BIOS Upgrades and Recovery..................................................................................... 22 Appendix F Memory Map................................................................................................................. 22 Appendix G I/O Map ....................................................................................................................... 23 Appendix H Interrupts & DMA Channels....................................................................................... 23 Appendix I Connectors .................................................................................................................... 24 Appendix J Environmental Standards ............................................................................................. 28 Appendix K Reliability Data ............................................................................................................ 28 Appendix L Early Product Features ................................................................................................ 29

Premiere/PCI Baby-AT Technical Product Summary Page 4

Introduction
The Premiere/PCI Expandable Desktop is a state-of-the-art platform delivering the latest Pentium microprocessor and I/O technology on an industry-standard Baby-AT form factor motherboard. It is ideal for demanding desktop applications requiring the maximum in I/O expansion flexibility. A 60 MHz or 66 MHz Pentium microprocessor is complemented by a 256 KB second level write-back cache to provide workstation- level computing performance. A Pentium OverDrive socket provides access to future performance enhancements, and SIMM sockets support up to 128 MB of system memory. The Premiere/PCI Baby-AT motherboard offers outstanding I/O capabilities. Three PCI local bus slots provide a high bandwidth data path for data-intensive functions such as graphics and disk I/O. Integrated peripherals include the RZ1000, which provides a PCI local bus primary IDE interface, as well as the SMC 37C665 Super I/O component, which provides floppy and secondary IDE drive interfaces, two FIFO serial ports and an ECP-capable parallel port. Five ISA slots complete the I/O mix.

STANDARD BABY-AT FORM FACTOR

The Premiere/PCI Baby-AT motherboard conforms to the industry standard Baby-AT form factor. It meets the specifications for maximum board size, board mounting locations, expansion slot placement, and keyboard connector location. In addition to complying to the standard, the Premiere/PCI Baby-AT provides three slots which will accommodate PCI expansion cards.

13.0" 12.6" 6.6"

0.5" 5.6"

0.5"

0.3"

5.6" 8.6"

Figure 1. Premiere/PCI Baby-AT Motherboard dimensions.

Premiere/PCI Baby-AT Technical Product Summary Page 5

Board Level Features

A. B. C. D. E. F. G. H. I. J. K. L. M. N. O. P. Power supply connectors Super I/O controller Flash EEPROM containing the BIOS Real-time clock, CMOS RAM, and integral battery Floppy diskette drive connector IDE Connector on ISA bus Angled (low profile) SIMM connectors Vertical SIMM connector Pentium microprocessor Mercury chip set Auxiliary (3.3 v) PCI power connector Parallel connector COM2 (RS232) connector COM1 (RS232) connector Keyboard connector IDE Connector on PCI local bus

Figure 2. Premiere/PCI Baby-AT Motherboard components

CPU
The Premiere/PCI Baby-AT motherboard is designed to operate with either a 60 MHz or 66 MHz Pentium microprocessor. This processor is compatible with the 8086, 80286, i386 and i486 CPUs. It supports both read and write burst mode bus cycles, and includes an on-chip 16 KB cache which is split into 8 KB code and 8 KB data caches employing a write-back policy. The Pentium processor also integrates an advanced numeric coprocessor which significantly increases the speed of floating point operations, while maintaining compatibility with i486 DX math coprocessors and complying with ANSI/IEEE standard 754-1985. Premiere/PCI Baby-AT motherboards equipped with 66 MHz Pentium processors have a voltage control circuit that regulates Vcc to the CPU and frequency synthesizer. The voltage regulation accomodates a variety of Intel CPUs and increases the overall robustness and reliability of the motherboard. Boards without the voltage regulator circuitry cannot reliably use 66 MHz Pentium processors. The motherboard contains two mounting holes which allow a dedicated fan to be located directly in front of the CPU socket. A 12 volt connector suitable for a CPU fan is located close to the mounting holes.

PERFORMANCE UPGRADE
A 273-pin Type 4 Zero Insertion Force socket provides users with a performance upgrade path using Pentium OverDrive processors. The OverDrive processor being developed for use in this socket will provide performance beyond that delivered by the Pentium microprocessor.

SECOND LEVEL CACHE

The Pentium processor's internal cache is complemented with a 256 KB direct mapped, write-thru second level cache implemented with eight 32Kx8, 15 ns SRAM devices. Tag and control logic is contained in the 82434LX PCMC core chip.

Premiere/PCI Baby-AT Technical Product Summary Page 6

SYSTEM MEMORY
The Premiere/PCI motherboard provides four 72-pin SIMM sites for memory expansion. The sockets support 256K x 36 (1 MB), 512K x 36 (2 MB), 1M x 36 (4 MB), 2M x 36 (8 MB), 4M x 36 (16 MB), and 8M x 36 (32 MB) SIMM modules. Minimum memory size is 2 MB and maximum memory size, using four 8M x 36 SIMM modules, is 128 MB. Memory timing requires 70 ns fast page devices. Parity generation/checking is provided for each byte. Non-parity 32 bit SIMMs also may be used, in which case the parity generation/checking circuitry is automatically disabled. The four sockets are arranged as Bank A and Bank B, with each bank consisting of two sockets and providing a 64-bit wide data path and 8 parity bits. Both SIMMs in a bank must be of the same memory size and type, although Banks A and B may have different types of memory installed. Bank A only, Bank B only, or both banks may be populated. There are no jumper settings required for the memory size, which is automatically detected by the system BIOS. Tin-lead SIMMs should be used when adding DRAM. The memory array is controlled by the Intel 82434LX PCMC and data buffering is provided by two Intel 82433LX Local Bus Extension devices.

EXPANSION SLOTS
Up to seven expansion slots may be populated on the Premiere/PCI Baby-AT motherboard. Expansion cards are oriented perpendicular to the motherboard. There are five ISA bus expansion connectors and three PCI expansion connectors. One slot is shared by connectors that will accommodate either an ISA or a PCI expansion card, but not both at the same time. All three PCI expansion slots accept PCI master cards to fully support the PCI specification. The motherboard design limits the length of add-in cards in some slots. The height of the CPU heat sink limits the use of the two PCI connectors at J10C1 and J10C2 to less than full-length devices. The length of cards installed in the ISA connector at J10F1 may be limited if a SIMM is installed in the vertical SIMM socket (J3F1). And the location of the serial port header may limit the type of card that can be installed in the ISA connector at J10G1. PCI 3.3 VOLT CAPABILITIES To maintain strict compliance with the PCI specification, the motherboard provides a connector which can be used to route 3.3 volt power to the PCI slots. The connector may be used with a separate 3.3 volt power supply or with a custom designed voltage converter.

PERIPHERAL COMPONENT INTERCONNECT (PCI) CHIP SET

The Intel Mercury chip set consists of one 82434LX PCI/Cache/Memory Controller (PCMC), two 82433LX Local Bus eXtension (LBX) devices, and one 82378IB System I/O (SIO) bridge chip. The Mercury chip set provides the following functions:
CPU reset control CPU L1 cache control CPU burst mode control CPU interface control Integrated second level write-back cache AT-BUS direction control Chip select for keyboard controller and RTC Speaker control NMI logic Floating-point coprocessor interface Keyboard reset, gate A20 emulation logic DMA controller Interrupt controller Counters/Timers

controller with tag comparator

Fast Page-mode DRAM controller Burst memory read/write control logic Data bus conversion to PCI Parity generation/detection to memory

Premiere/PCI Baby-AT Technical Product Summary Page 7

82434LX PCI/CACHE/MEMORY CONTROLLER (PCMC) The 82434LX provides all control signals necessary to drive a second level cache and the DRAM array, including multiplexed address signals. It also controls system access to memory and generates snoop controls to maintain cache coherency. 82433LX LOCAL BUS EXTENSION (LBX) There are two 82433LX components which provide data bus buffering and dual port buffering to the memory array. Controlled by the 82434LX, the 82433LX devices add one load each to the PCI bus and perform all the necessary byte and word swapping. The devices include memory and I/O write buffers. 82378IB SYSTEM I/O (SIO) The 82378IB integrates seven 32-bit DMA channels, five 16-bit timer/counters, two eight-channel interrupt controllers, NMI logic, ISA refresh address generation, and PCI/ISA bus arbitration circuitry together onto the same device. Detailed information on the chip set is available in the Intel 82430 PCISet data sheet.

RZ1000 PCI IDE INTERFACE

The Premiere/PCI Baby-AT motherboard offers two IDE channels: one on the PCI local bus and one on the ISA bus. PCI-based IDE provides performance much improved over the traditional ISA-based IDE. PCI TO IDE INTERFACE CIRCUIT An onboard PCI to IDE interface is provided by the PCTech RZ1000 component and a specially-tuned system BIOS, which is fully compatible with existing IDE software. The RZ1000 provides a 32-bit buffered interface to two IDE drives, allowing these drives to be accessed at full PCI bandwidth. The component also supports Enhanced IDE Mode 3 timing, allowing the drive to transfer data at its full bandwidth. The system BIOS provides transparent access to these features, as well as support for Logical Block Addressing (LBA) which allows the use of drives larger than 528 MB. The PCI IDE interface functions as the primary interface using Interrupt 14. A sdecondary IDE interface (IRQ15) is provided by the SMC 37C665 I/O controller. IDE PHYSICAL INTERFACE The PCI IDE physical interface consists of a dedicated 40-pin header connector (J11F1). A separate 40pin connector is dedicated to the SMC 37C655 IDE interface. When the on-board IDE controllers are enabled, the RZ1000 is the primary interface and the ISA IDE controller is the secondary interface.

SMC 37C665 SUPER I/O CONTROLLER

Control for the integrated serial ports, parallel port, floppy drive and IDE hard drive interface is incorporated into a single component, the SMC FDC37C665. This component provides:
Two NS16C552-compatible UARTs with send/receive 16 byte FIFO Multi-mode bi-directional parallel port

- Standard mode; IBM* and Centronics compatible - Enhanced Parallel Port (EPP) with BIOS/Driver support - High Speed mode; Extended Capabilities Port (ECP) compatible Industry standard floppy controller with 16 byte data FIFO (2.88 MB floppy support) IDE hard disk decode and chip select Header pins located near the back of the board allow cabling to use these interfaces. The serial ports can be enabled as COM1 and COM2, or disabled. The parallel port can be configured via the Setup program as LPT1 or disabled, and can be set as bi-directional or output only when enabled. The IDE interface supports standard, Type B, and Type F DMA.
Premiere/PCI Baby-AT Technical Product Summary Page 8

KEYBOARD INTERFACE
An Intel 8742 surface mount microcontroller contains the Phoenix Technologies-compatible keyboard/mouse controller code. An AT-style keyboard connector is located on the back panel side of the motherboard. The 5V line on this connector is protected with a PolySwitch* circuit which acts much like a self-healing fuse, re-establishing the connection after an over-current condition is removed. While this device eliminates the possibility of having to replace a fuse, care should be taken to turn off the system power before installing or removing a keyboard. The 8742 microcontroller code supports Power-On/Reset (POR) password protection. The POR password is set via the Setup program. The keyboard controller also provides for the following "hot key" sequences: CTRL-ALT-DEL: System software reset. This sequence performs a software reset of the system by jumping to the beginning of the BIOS code and running the POST operation. CTRL-ALT+ and CTRL-ALT-: Turbo mode selection. CTRL-ALT- sets the system for deturbo mode (emulation of an 8 MHz 80286 CPU) and CTRL-ALT+ sets the system for turbo mode (normal operation at 60 MHz). Changing the Turbo mode may be prohibited by an operating system or application software. For example, the CPU speed cannot be changed with the hot keys when the CPU is in Protected Mode.

DALLAS DS12887 REAL TIME CLOCK, CMOS RAM AND BATTERY

The Real Time Clock (RTC) is implemented using a Dallas DS12887 device. The DS12887 is accurate to within 13 minutes/year and requires no external support (the battery and oscillator are integrated into the device). The internal battery has an estimated lifetime of ten years. The RTC can be set via the BIOS SETUP Program. CMOS memory supports the standard 128-byte battery-backed RAM, fourteen bytes for clock and control registers, and 114 bytes of general purpose nonvolatile CMOS RAM. All CMOS RAM is reserved for BIOS use. The CMOS RAM can be set to specific values or cleared to the system default values using the BIOS SETUP program. Also, the CMOS RAM values can be cleared to the system defaults by using a hardware jumper. Appendix B lists jumper configurations.

SYSTEM BIOS
The Premiere/PCI Baby-AT motherboard uses an American Megatrends Incorporated (AMI) ROM BIOS, which is stored in Flash EEPROM and easily upgraded using a floppy disk-based program. BIOS upgrades will be available for download from the Intel bulletin board system. In addition to the AMIBIOS, the Flash EEPROM also contains the Setup utility, Power-On Self Tests (POST), update recovery code, and the PCI auto-configuration utility. This motherboard supports system BIOS shadowing, allowing the BIOS to execute from 32-bit on-board write-protected DRAM. The BIOS displays a sign-on message during POST identifying the type of BIOS and a five-digit revision code. First production units will display a revision code of 1.00.01.AF2 As BIOS updates occur, the revision number will increase to 1.00.02.AF2, and so on. Information on BIOS functions can be found in the IBM PS/2 and Personal Computer BIOS Technical Reference published by IBM, and the ISA and EISA Hi-Flex AMIBIOS Technical Reference published by AMI. Both manuals are available at most technical bookstores.

Premiere/PCI Baby-AT Technical Product Summary Page 9

FLASH IMPLEMENTATION The Intel 28F001BXT 1 Mb FLASH component is organized as 128K x 8 (128 KB). The Flash device is divided into five areas, as described in Table 1.
System Address F0000H EE000H ED000H E8000H E0000H FFFFFH EFFFFH EDFFFH ECFFFH FLASH Memory Area 64 KB Main BIOS 8 KB Boot Block (Not FLASH erasable) 4 KB OEM LOGO Area 20 KB System BIOS Reserved

E7FFFH 32 KB Not Used Table 1. Flash Memory Organization

The FLASH device resides in system memory in two 64 KB segments starting at E0000H, and can be mapped two different ways, depending on the mode of operation. In Normal Mode, address line A16 is inverted, setting the E000H and F000H segments so that the BIOS is organized as shown in the system address column above. Recovery mode removes the inversion on address line A16, swapping the E000H and F000H segments so that the 8 KB boot block resides at FE000H where the CPU expects the bootstrap loader to exist. This mode is only necessary in the unlikely event that a BIOS upgrade procedure is interrupted, causing the BIOS area to be left in an unusable state. For information on recovering the BIOS in the event of a catastrophic failure, refer to Appendix E. BIOS UPGRADES Flash memory makes distributing BIOS upgrades easy. A new version of the BIOS can be installed from a diskette. BIOS upgrades will be available for download from the bulletin board system. The disk-based Flash upgrade utility (FMUP.EXE) has three options for BIOS upgrades: The Flash BIOS can be updated from a file on a disk; The current BIOS code can be copied from the Flash EEPROM to a disk file as a backup in the event that an upgrade cannot be successfully completed; or The BIOS in the Flash device can be compared with a disk file to ensure the system has the correct BIOS version. The upgrade utility ensures the upgrade BIOS matches the target system to prevent accidentally installing a BIOS for a different type of system. Security to prevent unauthorized changes to the BIOS is provided via a write-protect jumper. The default setting is to allow BIOS upgrades. A recovery jumper is provided to allow recovery in the unlikely event of an unsuccessful BIOS upgrade. The jumper forces the ROM decode to access an 8 KB block of write protected recovery code in the Flash device. SETUP UTILITY The ROM-based Setup utility allows the configuration to be modified without opening the system for most basic changes. The Premiere/PCI Baby-AT motherboard also incorporates many new capabilities into the Flash EEPROM, including:
Auto configuration of IDE hard disks (manual selection of the drive type is no longer required). Support for two IDE disk interfaces (primary and secondary) providing access to 4 IDE

devices (when a second IDE controller is added on the PCI or ISA bus).
An option allowing the user to assign a block of addresses below the 1 MB boundary as non-

shadowed, non-cached. This area is primarily used for expansion card ROM which causes timing problems when shadowed and cached.
ISA interrupts IRQ9, IRQ10 and IRQ11 may be assigned to add-in card ISA adapters, thereby

informing the PCI configuration utility which interrupts not to use.

Premiere/PCI Baby-AT Technical Product Summary Page 10

The Setup utility is accessible only during the Power-On Self Test (POST) by pressing the <DEL> or <F1> key after the POST memory test has begun and before boot begins. A prompt may be enabled that informs users to press the <F1> key to access Setup. A motherboard jumper can be set to prevent user access to Setup for security purposes. Setup options are detailed in Appendix C. PCI AUTO-CONFIGURATION CAPABILITY The PCI auto-configuration utility operates in conjunction with the system Setup utility to allow the insertion and removal of PCI cards to the system without user intervention. When the system is turned on after adding a PCI add-in card, the BIOS automatically configures interrupts, I/O space, and other parameters. The user does not have to configure jumpers or worry about potential resource conflicts. Because PCI cards use the same interrupt resources as ISA cards, the user must specify the interrupts used by ISA add-in cards in the Setup utility. The PCI Auto-Configuration function complies with version 2.0G of the PCI BIOS specification. SECURITY FEATURES

BIOS Password
A BIOS password feature provides security during the boot process. A password can be entered using the Setup utility and must be re-entered prior to disk boot each time the system is reset. To enable, disable, or change the password, refer to the Setup program options in Appendix C. If the password is forgotten, it can be cleared by turning off the system and setting the "password clear" jumper to the clear position.

Setup Enable Jumper

A baseboard jumper controls access to the BIOS Setup utility. By setting jumper to the disable position, the user is prevented from accessing the Setup utility at any time.

CONNECTORS
FRONT PANEL CONNECTIONS
KEYLOCK RESET POWER LED DISK (HDD LED) DE-TURBO LED DE-TURBO SWITCH

SPKR (Speaker)

KEYLOCK
Figure 3: Front Panel Connectors

LED-TURBO-SW

Figure 3 shows connectors provided on the motherboard for various functions. See Appendix I for the pin assignments. The external speaker provides error beep code information during the Power-On Self Test if the system cannot use the video interface. See Appendix D - AMIBIOS Error Messages and Beep Codes for more information about error beep codes.

Premiere/PCI Baby-AT Technical Product Summary Page 11

BACK PANEL CONNECTIONS The Premiere/PCI Baby-AT includes an AT-style keyboard connector integrated on the back panel side of the motherboard. I/O CONNECTIONS The motherboard contains stake pin header connections for cabling the serial, parallel, floppy, and IDE interfaces. Figure 4 shows the locations of these connectors, orientation of pin 1 on each, the numbering of each connector, and for IDE and Floppy, the missing key pin. Fast Fan is the default connection and provides 12V power for operating the fan. For slower and quieter fan operation (less cooling), the Slow Fan connector provides 10V power.

Figure 4. I/O Connections

Premiere/PCI Baby-AT Technical Product Summary Page 12

System Level Features

CHASSIS
The Premiere/PCI Expandable Desktop easily provides the expandability required for most traditional PC applications seven peripheral bays, seven expansion slots, an ample 200 watt power supply and an additional fan located at the front left side of the chassis to help keep the system cool. The user can access five of the peripheral bays from the front of the chassis. The Premiere/PCI Expandable Desktop also meets stringent environmental requirements.

PERIPHERAL BAYS
3.5 Bays 5.25 Bays Power

Figure 5: Premiere/PCI Expandable Desktop Front Panel

Seven expansion bays are available for peripherals and other add-in devices. These include three 5" halfheight bays and two 3" one-inch bays that are accessible from the front panel. Two internal 3" peripheral bays are located above the power supply.

FAN
The Premiere/PCI Expandable Desktop has two fans to keep the system cool. One fan within the power supply provides 28 cfm of air movement. The second fan, located behind the card guide, provides 26 cfm across the add-in cards and the CPU. The second fan receives 12 Vdc directly from the baseboard at stake pin location J1D1.

EXPANSION SLOTS
The Premiere/PCI Expandable Desktop has seven expansion card slots, as shown in Figure 6. Several of the slots are intended for use with less than full-length cards. One ISA slot is limited in length by the 3" peripheral bay carrier, one ISA card slot is limited in length by the left-most SIMM socket, two ISA card slots are full length, two PCI slots are limited in length by the CPU heatsink, and one is a full length shared slot, accepting either an ISA or a PCI expansion card.

FRONT PANEL
The Premiere/PCI Expandable Desktop front panel consists of a power switch, a power-on LED and a hard disk access LED. Five peripheral bays also can be accessed from the front panel, as shown in Figure 5.

BACK PANEL
The back panel consists of access panels for the expansion slots (one location is unused), two DB9 RS-232 serial ports, a bi-directional parallel port, an AT-style keyboard connector, a 115/230 voltage switch, a power supply input, an auxiliary power output and the power supply fan. Punch-out locations also are provided for adding a second parallel port and a SCSI-2 connector.

Premiere/PCI Baby-AT Technical Product Summary Page 13

Parallel Port Serial Ports

ISA Unused

PCI

Combo

Fan

Power Keybd

Expansion Slots

Figure 6. Premiere/PCI Expandable Desktop Back Panel.

POWER SUPPLY
The Premiere/PCI Expandable Desktop integrates a 200 watt switchable power supply for all onboard resources, add-in cards, and peripherals. The Astec Corp. model SA201-3440 supports operating settings at 100-120 VAC (5 Amps AC) or 200-240 VAC (3 Amps AC). The input voltage is selected using a switch on the back of the system. AC POWER INPUT SPECIFICATIONS
Input frequency 50/60 Hz AC Voltage Current 90-135 5.0 A 180-265 3.0 A
Table 2. Power Supply Input Specifications.

DC OUTPUT SPECIFICATIONS
DC Voltage +5V -5V +12V -12V Max. Continuous Current 22.0A 0.5A 8.0A 0.5A Peak Current 15 Seconds 9.0 A Minimum Current Load 3.0A 0A 0A 0A

Table 3. Power Supply DC Output Specifications.

POWER CONSUMPTION
Table 4 lists the current used by system resources in a configuration which includes 8 MB of DRAM. Table 5 lists the typical power consumed by the same configuration. This information is preliminary and is provided only as a guide for calculating approximate total system power usage with additional resources added. CURRENT
DC Voltage +5V -5V +12V -12V Max. Continuous Current 18.5A 0.9A 4.6A 0.5A Peak Current 15 Seconds 18.5 0.9A 9.5A 0.5A Minimum Current Load 2.5A 0A 0.5A 0A

Table 4. Premiere/PCI Expandable Desktop Current Requirements (Preliminary)

WATTS
Resource Premiere/PCI Expandable Desktop baseboard, 8 MB , 256 KB cache Teac 3" Floppy drive Typical Power 50 watts 1.7 watts

Table 5. Current Use by System Resources (Preliminary)

Premiere/PCI Baby-AT Technical Product Summary Page 14

FLOPPY DRIVE
The Premiere/PCI Expandable Desktop integrates a 3" Teac Floppy drive Model FD-235HF into the right 3" bay. This is the same proven floppy disk drive that has been used on many previous Intel systems.

SPEAKER
The standard system ships with an external speaker installed. The user may enable/disable the device using the Setup utility or program the speaker via port 61H. The speaker provides error beep code information during POST if the system cannot use the video interface. The Premierec/PCI Expandable Desktop product guide (order # 616545) contains detailed beep and error code information.

CHASSIS COLOR
The chassis color is beige. The bottom and back of the chassis are not painted.

Premiere/PCI OmniRACK Chassis

The Premiere/PCI Baby-AT motherboard also is available in Intel's OmniRACK rackmountable chassis. OmniRACK can be used in an industry-standard REA 19-inch equipment rack or as an embedded microcomputer. Premiere/PCI OmniRACK offers a 230 watt power supply with temperature-controlled internal cooling fans. The system contains four peripheral bays (two 5" x 1.6", one 3" x 1.6", and one 3" x 1") housed in a removable drive cage. For more information on the OmniRack chassis, see the OmniRACK Technical Product Summary, available from Intel Literature or the bulletin board system. The order code for the Premiere/PCI OmniRACK product is ORP605P8.

Figure 7. OmniRACK Chassis with access door closed

Premiere/PCI Baby-AT Technical Product Summary Page 15

Appendix A User-Installable Upgrades

SYSTEM MEMORY
Table A-1 shows the possible memory combinations. The Premiere/PCI Baby-AT motherboard supports both parity and non-parity SIMMs, but they cannot be mixed within the same memory bank. SIMM requirements are 70ns, Fast Page Mode, with tin-lead connectors.
SIMM 1,2 (Bank 0) SIMM Type (Amount) 256K X 36 (1 MB) 256K X 36 (1 MB) 256K X 36 (1 MB) 256K X 36 (1 MB) 256K X 36 (1 MB) 256K X 36 (1 MB) 256K X 36 (1 MB) 512K X 36 (2 MB) 512K X 36 (2 MB) 512K X 36 (2 MB) 512K X 36 (2 MB) 512K X 36 (2 MB) 512K X 36 (2 MB) 512K X 36 (2 MB) 1M X 36 (4 MB) 1M X 36 (4 MB) 1M X 36 (4 MB) 1M X 36 (4 MB) 1M X 36 (4 MB) 1M X 36 (4 MB) 1M X 36 (4 MB) 2M X 36 (8 MB) 2M X 36 (8 MB) 2M X 36 (8 MB) 2M X 36 (8 MB) 2M X 36 (8 MB) 2M X 36 (8 MB) 2M X 36 (8 MB) 4M X 36 (16 MB) 4M X 36 (16 MB) 4M X 36 (16 MB) 4M X 36 (16 MB) 4M X 36 (16 MB) 4M X 36 (16 MB) 4M X 36 (16 MB) 8M X 36 (32 MB) 8M X 36 (32 MB) 8M X 36 (32 MB) 8M X 36 (32 MB) 8M X 36 (32 MB) 8M X 36 (32 MB) 8M X 36 (32 MB) SIMM 3,4 (Bank 1) Total System Memory SIMM Type (Amount) Empty 2 MB 256K X 36 (1 MB) 4 MB 512K X 36 (2 MB) 6 MB 1M X 36 (4 MB) 10 MB 2M X 36 (8 MB) 18 MB 4M X 36 (16 MB) 34 MB 8M X 36 (32 MB) 66 MB Empty 4 MB 256K X 36 (1 MB) 6 MB 512K X 36 (2 MB) 8 MB 1M X 36 (4 MB) 12 MB 2M X 36 (8 MB) 20 MB 4M X 36 (16 MB) 36 MB 8M X 36 (32 MB) 68 MB Empty 8 MB 256K X 36 (1 MB) 10 MB 512K X 36 (2 MB) 12 MB 1M X 36 (4 MB) 16 MB 2M X 36 (8 MB) 24 MB 4M X 36 (16 MB) 40 MB 8M X 36 (32 MB) 72 MB Empty 16 MB 256K X 36 (1 MB) 18 MB 512K X 36 (2 MB) 20 MB 1M X 36 (4 MB) 24 MB 2M X 36 (8 MB) 32 MB 4M X 36 (16 MB) 48 MB 8M X 36 (32 MB) 80 MB Empty 32 MB 256K X 36 (1 MB) 34 MB 512K X 36 (2 MB) 36 MB 1M X 36 (4 MB) 40 MB 2M X 36 (8 MB) 48 MB 4M X 36 (16 MB) 64 MB 8M X 36 (32 MB) 96 MB Empty 64 MB 256K X 36 (1 MB) 66 MB 512K X 36 (2 MB) 68 MB 1M X 36 (4 MB) 72 MB 2M X 36 (8 MB) 80 MB 4M X 36 (16 MB) 96 MB 8M X 36 (32 MB) 128 MB Table A-1. Possible SIMM Memory Combinations

Premiere/PCI Baby-AT Technical Product Summary Page 16

Appendix B Jumpers

Figure B-1. Jumper locations and settings (*denotes default setting)

66/60
This jumper is set at the factory for the appropriate CPU clock frequency and may not be changed by the user. If changed from the factory setting, improper operation may result.

FLASH RECOVERY (RCVR FLASH)

Allows recovery if the system FLASH update process results in corrupted EPROM.

CLEAR CMOS (NRM/CLR)

Allows CMOS settings to be reset to default values.

SETUP ENABLE (SETUP)

Allows access to CMOS Setup Utility to be disabled.

FLASH WRITE PROTECT (FLASH WP)

Allows reprogramming of FLASH EPROM to be disabled.

COLOR/MONO (MONO/CLR)
Chooses Monochrome or Color video mode at boot.

PASSWORD CLEAR (ENA/DIS PSWD)

Allows system password to be cleared.

VOLTAGE CONTROL (5.0V/5.27V)

Set at the factory to regulates CPU voltage at 5.0V for 60 MHz Pentium processor or 5.27V for 66 MHz Pentium processor. Improper operation may result if the factory setting is changed.

Premiere/PCI Baby-AT Technical Product Summary Page 17

Appendix C AMIBIOS Setup

ENTERING THE SETUP PROGRAM
Press and hold the <DEL> or <F1> key during the power-up sequence. Figure C-1 shows the first screen.
STANDARD CMOS SETUP ADVANCED CMOS SETUP PERIPHERAL MANAGEMENT SETUP CONFIGURE WITH BIOS DEFAULTS CONFIGURE WITH POWER-ON DEFAULTS CHANGE PASSWORD WRITE TO CMOS AND EXIT DO NOT WRITE TO CMOS AND EXIT
Figure C-1. Opening Screen on Entering Setup Program

OVERVIEW OF SELECTIONS
STANDARD CMOS SETUP Allows the user to modify basic options for the PC, such as time, date, floppies, hard drives and keyboard. ADVANCED CMOS SETUP Allows the user to modify more advanced features, including enabling or disabling parity checking, cache, numlock, shadowing, IDE DMA transfer modes, ISA interrupts, and ISA linear frame buffer. PERIPHERAL MANAGEMENT SETUP Allows the user to modify the peripheral options associated with the SMC37C665 I/O controller, including serial and parallel port addresses. CONFIGURE WITH BIOS DEFAULTS Reloads CMOS with default values from the ROM table. CONFIGURE WITH POWER-ON DEFAULTS Reloads CMOS with power-up values. CHANGE PASSWORD Allows the user to specify a password that will be needed to enter the Setup program or boot DOS. Once the password is specified, it can be changed, deleted or disabled using this utility. To delete or disable the password function, simply enter a carriage return instead of a new password. If the password is forgotten, a jumper on the board can be moved to clear the password (see Appendix B Jumpers). WRITE TO CMOS AND EXIT Saves the configuration and any changes made to CMOS. DO NOT WRITE TO CMOS AND EXIT Allows the user to exit the setup utility without saving any configuration changes to CMOS.

Premiere/PCI Baby-AT Technical Product Summary Page 18

STANDARD CMOS SETUP

DATE TIME Floppy Drive A: Floppy Drive B: Drive C: Type Specify the current date Specify the current time If present, select the size and type If present, select the size and type There are three choices for configuring an IDE hard drive:

Auto Configure; the BIOS will automatically sense the hard drive in the system and configure it appropriately User Type 1; allows the user to explicitly configure the hard drive in the event the hard drive in the system
does not support the identify drive command needed to support auto-configuration

User Type 2; Same as user type 1

Support for multiple IDE drives. Same options as Drive C: Drive D: Type Drive E: Type Drive F: Type Drive C: Time-out Time-out specification for the IDE auto-configuration. If the drive does not auto-configure in this amount of time, there will be an error message. Default is 5 seconds. Choices are 0, 5, 15, and 31 seconds. Drive D: Time-out Drive E: Time-out Drive F: Time-out Same as the Drive C: Time-out description Same as the Drive C: Time-out description Same as the Drive C: Time-out description (note: to decrease the time required for boot-up, set all unused drives to o) Keyboard Base Memory Extended Memory Installed or Not Installed. Default is Installed. Reports the amount of base memory. There are no options. Reports the amount of extended memory. There are no options. Support for multiple IDE drives. Same options as Drive C: Support for multiple IDE drives. Same options as Drive C:

ADVANCED CMOS SETUP

Typematic Rate Programming Typematic Rate Delay (msec.) Typematic Rate (Chars/sec) Press <F1> Message Display System Boot Up Num Lock System Boot Up Sequence System Boot Up CPU Speed Cache Memory Network Password Checking ISA Linear Frame Buffer Enabled or Disabled. Default is disabled. When enabled, the following two typematic options are valid. 250, 500, 750 or 1000 millisecond delay. Default is 500. Determines how long it takes for the auto-repeat function to start when a person is holding down a key on the keyboard. 6, 30, 24, 20, 15, 12, 10 or 8 characters/second. Default is 15. Determines the speed at which characters repeat when you hold down a key on the keyboard. The higher the number, the faster the repeat. Enabled or Disabled. Default is enabled. The message "Hit <F1> to Enter Setup" appears on the screen during the power up sequence. On or Off. Default is off, reflecting the state of the "Num Lock" keyboard feature when the system boots. Drive A: before C:, Drive C: before A:, or Drive C: Only. Default is to check Drive A: before C: for an operating system, which allows the user to boot from a floppy if necessary. High or Low. Default is High. If high is selected, boot up will occur at full speed. If low is selected, the board is put into de-turbo mode, which results in slower operation. Enabled or Disabled. Default is enabled. Both the L1 and L2 cache are enabled or disabled by this selection. Enabled or Disabled. Default is disabled. If enabled, the system will complete the entire boot-up process, but the keyboard will remain locked until the password sequence is typed. Disabled, 1 MB, 2 MB, or 4 MB. Default is disabled. The linear frame buffer is primarily for ISA video cards. If enabled, improvement may be noted in performance of ISA video cards using the linear frame buffer. It also provides a means to access memory located on the ISA bus immediately below 16MB.

Premiere/PCI Baby-AT Technical Product Summary Page 19

ADVANCED CMOS SETUP (CONTINUED)

Set Linear Frame Address to Disable Shadow Memory Size When you enable the ISA linear frame buffer, this entry is displayed automatically. When you disable the linear frame buffer, this entry becomes N/A. Enabled or Disabled. Default is disabled. This selection is tied to the next selection "Disable Shadow Memory Base". If the shadow memory base is set to either C0000H or D0000H, then you can select a shadow memory size of either 16, 32, 48, or 64 KBytes. This selection allows the user to alter where the non-shadowed memory is located. The choices are either in the C0000H or D0000H range. There are several options within each range. For example, within the C0000H range you can choose C0000H, C4000H, C8000H, or CC000H. This setting effects the previous menu selection. Once you have made your selection in this menu your choices in the previous menu "Disable Shadow Memory Size" may be altered. The maximum size of the shadow memory is 64KB. You can only achieve 64kB if you specify the Shadow Memory Base to be at C0000H or D0000H. As you select the other shadow memory base options, you will notice that the shadow memory size begins to get smaller. 640/512. Default is 640KB. Provides a means to disable on-bd DRAM to access memory locations from 80000-9FFFFH on the ISA bus. Default is disabled. When enabled, the user can choose from 3 different types of IDE DMA transfers: Standard (compatible), Type B, or Type F. Type F is the fastest DMA transfer mode. Default is disabled and this selection is tied to the previous selection (IDE DMA Transfer Mode). When enabled, choices are 1, 2, 4, 8, 16, 32, or 64 sectors per burst (S/B). This setting programs the IDE DMA cycles to transfer multiple sectors per burst. A setting of 64 S/B assures the maximum burst size supported by the drive that is installed in the system. Enabled or Disabled. Default is disabled. When enabled, the ISA bus will run at 10 MHz. This results in faster system performance if the ISA agents in the system can tolerate 10 MHz (instead of the standard 8 MHz). Enabled or Disabled. Default is disabled. When enabled, supports Logical Block Addressing to allow full utilization of drives larger than 528 MB. Free or Used. If an ISA agent in the system uses this interrupt, it must be specified here as used. The PCI auto-configuration code checks this entry and may attempt to use the interrupt is it is free. Free or Used. If an ISA agent in the system uses this interrupt, it must be specified here as used. The PCI auto-configuration code checks this entry and may attempt to use the interrupt is it is free. Free or Used. If an ISA agent in the system uses this interrupt, it must be specified here as used. The PCI auto-configuration code checks this entry and may attempt to use the interrupt is it is free.

Disable Shadow Memory Base

Base Memory Size IDE DMA Transfer Mode IDE Multiple Sector Mode

Enhanced ISA Timing IDE LBA Translations ISA IRQ 9 ISA IRQ 10 ISA IRQ 11

PERIPHERAL MANAGEMENT SETUP

Programming option Auto or Manual. Default is Auto, meaning that the peripherals controlled by the SMC665 I/O component are automatically configured during power up. If Auto is selected, the following menu options have no effect. If Manual is selected, settings must be entered for all of the following peripherals. Enabled or disabled. Enabled or disabled. Disabled, 2E8H, 3E8H, 2F8H, or 3F8H. The address is automatically set in auto programming mode, although this entry will show "disabled" Disabled, 2E8H, 3E8H, 2F8H, or 3F8H. The address is automatically set in auto programming mode, although this entry will show "disabled" Disabled, 278H, 378H, or 3BCH. The address is automatically set in auto programming mode, although this entry will show "disabled" Normal or Extended. Default is normal. Extended enables the port for bi-directional operation.

On-Board Floppy Drive On-Board IDE drive First Serial Port Address Second Serial Port Address Parallel Port Address Parallel Port Mode

Premiere/PCI Baby-AT Technical Product Summary Page 20

Appendix D AMIBIOS Error messages and Beep Codes

Errors can occur during POST (Power On Self Test) which is performed every time the system is powered on. Fatal errors, which prevent the system to continue the boot process, are communicated through a series of audible beeps. Other errors are displayed in the following format: ERROR Message Line 1 ERROR Message Line 2 For most displayed error messages, there is only one message. If a second message appears, it is "RUN SETUP". If this message occurs, press <F1> to run AMIBIOS Setup.

BEEP CODES
Beeps 1 2 3 4 5 6 7 8 9 10 11 Error Message Refresh Failure Parity Error Base 64 KB Memory Failure Timer Not Operational Processor Error 8042 - Gate A20 Failure Processor Exception Interrupt Error Display Memory Read/Write Error ROM Checksum Error CMOS Shutdown Register Rd/Wrt Error Cache Error / External Cache Bad Description The memory refresh circuitry on the motherboard is faulty. Parity error in the first 64 KB of memory. Memory failure in the first 64 KB. Memory failure in the first 64 KB of memory, or Timer 1 on the motherboard is not functioning. The CPU on the motherboard generated an error. The keyboard controller (8042) may be bad. The BIOS cannot switch to protected mode. The CPU generated an exception interrupt. The system video adapter is either missing or its memory is faulty. This is not a fatal error. ROM checksum value does not match the value encoded in BIOS. The shutdown register for CMOS RAM failed. The external cache is faulty.

ERROR MESSAGES
Error Message 8042 Gate - A20 Error Address Line Short! Cache Memory Bad, Do Not Enable Cache! CH-2 Timer Error CMOS Battery State Low CMOS Checksum Failure Explanation Gate A20 on the keyboard controller (8042) is not working. Replace the 8042. Error in the address decoding circuitry on the motherboard. Cache memory is defective. Replace it. Most AT systems include two timers. There is an error in timer 2. CMOS RAM is powered by a battery. The battery power is low. Replace the battery. After CMOS RAM values are saved, a checksum value is generated for error checking. The previous value is different from the current value. Run AMIBIOS Setup. The values stored in CMOS RAM are either corrupt or nonexistent. Run Setup. The video type in CMOS RAM does not match the type detected by the BIOS. Run AMIBIOS Setup. The amount of memory on the motherboard is different than the amount in CMOS RAM. Run AMIBIOS Setup.

CMOS System Options Not Set CMOS Display Type Mismatch CMOS Memory Size Mismatch

Premiere/PCI Baby-AT Technical Product Summary Page 21

ERROR MESSAGES (CONT.)

CMOS Time and Date Not Set Diskette Boot Failure Display Switch Not Proper DMA Error DMA #1 Error DMA #2 Error FDD Controller Failure HDD Controller Failure INTR #1 Error INTR #2 Error Invalid Boot Diskette Keyboard Is Locked...Unlock It Keyboard Error KB/Interface Error Off Board Parity Error Run Standard CMOS Setup to set the date and time in CMOS RAM. The boot disk in floppy drive A: is corrupt. It cannot be used to boot the system. Use another boot disk and follow the screen instructions. Some systems require a video switch on the motherboard be set to either color or monochrome. Turn the system off, set the switch, then power on. Error in the DMA controller. Error in the first DMA channel. Error in the second DMA channel. The BIOS cannot communicate with the floppy disk drive controller. Check all appropriate connections after the system is powered down. The BIOS cannot communicate with the hard disk drive controller. Check all appropriate connections after the system is powered down. Interrupt channel 1 failed POST. Interrupt channel 2 failed POST. The BIOS can read the disk in floppy drive A:, but cannot boot the system. Use another boot disk. The keyboard lock on the system is engaged. The system must be unlocked to continue. There is a timing problem with the keyboard. Set the Keyboard option in Standard CMOS Setup to Not Installed to skip the keyboard POST routines. There is an error in the keyboard connector. Parity error in memory installed in an expansion slot. The format is:

OFF BOARD PARITY ERROR ADDR (HEX) = (XXXX)

XXXX is the hex address where the error occurred. On Board Parity Error Parity error in motherboard memory. The format is:

OFF BOARD PARITY ERROR ADDR (HEX) = (XXXX)

XXXX is the hex address where the error occurred. Parity Error ???? Parity error in system memory at an unknown address.

ISA NMI MESSAGES

ISA NMI Message Memory Parity Error at xxxxx I/O Card Parity Error at xxxxx DMA Bus Time-out Explanation Memory failed. If the memory location can be determined, it is displayed as xxxxx. If not, the message is Memory Parity Error ????. An expansion card failed. If the address can be determined, it is displayed as xxxxx. If not, the message is I/O Card Parity Error ????. A device has driven the bus signal for more than 7.8 microseconds.

Premiere/PCI Baby-AT Technical Product Summary Page 22

Appendix E BIOS Upgrades and Recovery

The Premiere/PCI Baby-AT motherboard incorporates the AMIBIOS in a Flash memory component. Flash BIOS allows easy upgrades without the need to replace an EPROM. The upgrade utility fits on a floppy diskette and provides the capability to save, verify, and update the system BIOS. The upgrade utility can be run from a hard drive or a network drive, but no memory managers can be installed during upgrades. The latest upgrade utility and BIOS code are available in the BIOS section of the Intel bulletin board.

USING THE FLASH UPGRADE UTILITY

If the utility is obtained from the bulletin board, UNZIP the archive and copy the files to a bootable MSDOS 3.3, 4.01, 5.0, or 6.0 diskette. Reboot the system with the upgrade diskette in the bootable floppy drive and follow the directions in the easy to use menu-driven program.

RECOVERY MODE
In the unlikely event that a FLASH upgrade is interrupted catastrophically, it is possible the BIOS may be left in an unusable state. Recovering from this condition requires the following steps (be sure a power supply and speaker have been attached to the board, and a floppy drive is connected as drive A:): 1.Change Flash Recovery jumper (RCVR FLASH) to the recovery mode position. 2.Install the bootable upgrade diskette into drive A: 3.Reboot the system. 4.Because of the small amount of code available in the non-erasable boot block area, no video is available to direct the procedure. The procedure can be monitored by listening to the speaker and looking at the floppy drive LED. When the system beeps and the floppy drive LED is lit, the system is copying the recovery code into the FLASH device. As soon as the drive LED goes off, the recovery is complete. 5.Turn the system off. 6.Change the "FLASH RECOVERY" jumper back to the default position. 7.Leave the upgrade floppy in drive A: and turn the system on. 8.Continue with the original upgrade.

Appendix F Memory Map

Address Range (Deci1024K-131072K 960K-1023K 952K-959K 948K-951K 928K-947K 640K-927K 639K 512K-638K 0K-511K Address Range (hex) 100000-8000000 F0000-FFFFF EE000-EFFFF ED000-EDFFF E8000-ECFFF A0000-E7FFF 9FC00-9FFFF 80000-9FBFF Size 130048K 64K 8K 4K 20K 288K 1K 127K Description Extended Memory AMI System BIOS FLASH Boot Block (Available as HIMEM) Logo reserved BIOS RESERVED Available HI DOS Memory (open to the ISA & PCI bus) Extended BIOS Data (moveable by QEMM, 386MAX) Extended conventional

00000-7FFFF 512K Conventional Table F-1. Premiere/PCI Baby-AT motherboard Memory Map

Premiere/PCI Baby-AT Technical Product Summary Page 23

Appendix G I/O Map

Address (hex) 0000 - 000F 0020 - 0021 0040 - 0043 0048 - 004B 0060 0061 0064 0070, bit 7 0070, bits 6:0 0071 0073 0075 0078 0080 - 008F 00A0 - 00A1 00C0 - 00DE 00F0 0170 - 0177 Size(Dec) 16 bytes 2 bytes 4 bytes 4 bytes 1 byte 1 byte 1 byte 1 bit 7 bits 1 byte 1 byte 1 byte 1 byte 16 bytes 2 bytes 31 bytes 1 bytes 8 bytes Description SIO - DMA 1 SIO - Interrupt Controller 1 SIO - Timer 1 SIO - Timer 2 Keyboard Controller Data Byte SIO - NMI, speaker control Kbd Controller, CMD/STAT Byte SIO - Enable NMI SIO - Real Time Clock, Address SIO - Real Time Clock, Data Reserved - Brd. Config. Reserved - Brd. Config.,RD only SIO - BIOS Timer SIO - DMA Page Register SIO - Interrupt Controller 2 SIO - DMA 2 Reset Numeric Error Address (hex) 01F0 - 01F7 0278 - 027B 02F8 - 02FF 0376 0377 0378 - 037F 03BC - 03BF 03E8 - 03EF 03F0 - 03F5 03F6 03F7 (Write) 03F7, bit 7 03F7, bits 6:0 03F8 - 03FF 0CF8 0CF9 C000 - C0FF Size(Dec) 8 bytes 4 bytes 8 bytes 1 byte 1 byte 8 bytes 4 bytes 8 bytes 6 bytes 1 bytes 1 byte 1 bit 7 bits 8 bytes 1 byte 1 byte 256 byte Description Primary IDE Channel Parallel Port 2 On-Board Serial Port 2 Secondary IDE Chan Cmd Port Secondary IDE Chan Stat Port Parallel Port 1 Parallel Port x Serial Port 3 Floppy Channel 1 Primary IDE Channel Cmnd Port Floppy Channel 1 Command Floppy Disk Change Channel 1 Primary IDE Channel Status Port On-Board Serial Port 1 PCI Configuration Space Enable Deturbo Mode Enable 82434LX Config. Registers * 82378IB Config. Registers *

Secondary IDE Channel C200 - C2FF 256 byte Table G-1. Premiere/PCI Baby-AT I/O Address Map * Only accessible after PCI configuration space is enabled.

Appendix H Interrupts & DMA Channels

IRQ NMI 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 System Resource Parity Error Reserved, Interval Timer Reserved, Keyboard buffer full Reserved, Cascade interrupt from slave PIC Serial Port 2 Serial Port 1 Parallel Port 2 Floppy Parallel Port 1 Real Time Clock User available User available User available PS/2 Mouse Port, User available on AT style bds Reserved, Math coprocessor Primary IDE if enabled, else available to user Secondary IDE if enabled, else available to user DMA 0 1 2 3 4 5 6 7 16-bits 16-bits Data Width 8- or 16-bits 8- or 16-bits 8- or 16-bits 8- or 16-bits System Resource Open Open - Normally used for LAN Floppy Parallel Port Reserved - Cascade channel Open Open Table H-1. Premiere/PCI Baby-AT Interrupts

16-bits IDE Table H-2. Premiere/PCI Baby-AT DMA Map

Premiere/PCI Baby-AT Technical Product Summary Page 24

Appendix I Connectors
AT STYLE KEYBOARD PORT
Pi 1 2 3 4 5 Signal Name Clock Data No Connect Ground Vcc (fused)

KEY LOCK/POWER LED

Pin 1 2 3 4 5 Signal Name LED_PWR Key Ground KEY LOCK Ground

PRIMARY POWER
Pin 1 2 3 4 5 6 7 8 9 10 11 12 Name PWRGD +5 V +12 V -12 V GND GND GND GND -5 V +5 V +5 V +5 V Function Power Good + 5 volts Vcc + 12 volts - 12 volts Ground Ground Ground Ground -5 volts + 5 volts Vcc + 5 volts Vcc + 5 volts Vcc

HARD DRIVE LED (DISK)

Pin 1 2 3 4 Signal Name PULL_UP_330 HD ACTIVEKey PULL_UP_330

TURBO LED
Pin 1 2 Signal Name PULL_UP_330 LED_TURBO-

TURBO SWITCH
Pin Signal Name TURBO Ground No Connect 1 2 3

AUXILIARY (3.3V) POWER

Pin 1 2 3 4 5 6 Name GND GND GND +3.3 V +3.3V +3.3 V Function Ground Ground Ground + 3.3 volts + 3.3 volts + 3.3 volts

12V FAST FAN POWER

Pin 1 2 3 Signal Name Ground +12 V (polyfused) Ground

SPEAKER CONNECTOR
Pin 1 2 3 4 Signal Name SPKR_DAT Key No Connect +5V Vcc

10V SLOW FAN POWER

Pin 1 2 3 Signal Name Ground +10 V (polyfused) Ground

RESET CONNECTOR
Pin 1 2 Signal Name RESET Ground

SERIAL PORTS
Pin 1 2 3 4 5 6 7 8 9 10 Signal Name DCD DSR Serial In - (SIN) RTS Serial Out - (SOUT) CTS DTR RI GND N.C.

Premiere/PCI Baby-AT Technical Product Summary Page 25

IDE CONNECTOR
Signal Name Reset IDE Host Data 7 Host Data 6 Host Data 5 Host Data 4 Host Data 3 Host Data 2 Host Data 1 Host Data 0 Ground DRQ3 I/O WriteI/O ReadIOCHRDY DACK3IRQ14 Addr 1 Addr 0 Chip Select 0Activity Pin 1 3 5 7 9 11 13 15 17 19 21 23 25 27 29 31 33 35 37 39 Pin 2 4 6 8 10 12 14 16 18 20 22 24 26 28 30 32 34 36 38 40 Signal Name Ground Host Data 8 Host Data 9 Host Data 10 Host Data 11 Host Data 12 Host Data 13 Host Data 14 Host Data 15 Key Ground Ground Ground BALE Ground IOCS16Ground Addr 2 Chip Select 1Ground

FLOPPY CONNECTOR
Signal Name Ground Ground Key Ground Ground Ground Ground Ground Ground Ground Ground Ground Ground Ground Ground Ground Ground Pin 1 3 5 7 9 11 13 15 17 19 21 23 25 27 29 31 33 Pin 2 4 6 8 10 12 14 16 18 20 22 24 26 28 30 32 34 Signal Name FDHDIN Reserved FDEDIN IndexMotor Enable ADrive Select BDrive Select AMotor Enable BDIRSTEPWrite DataWrite GateTrack 00Write ProtectRead DataSide 1 SelectDiskette

PARALLEL PORT CONNECTOR

Signal Name STROBEData Bit 0 Data Bit 1 Data Bit 2 Data Bit 3 Data Bit 4 Data Bit 5 Data Bit 6 Data Bit 7 ACJBUSY PE (Paper End) SLCT Pin 1 3 5 7 9 11 13 15 17 19 21 23 2 Pin 2 4 6 8 10 12 14 16 18 20 22 24 26 Signal Name AUTO FEEDERRORINITSLCT INGround Ground Ground Ground Ground Ground Ground Ground N.C.

Premiere/PCI Baby-AT Technical Product Summary Page 26

ISA CONNECTORS
Signal Name GND RSTDRV Vcc IRQ9 -5V DRQ2 -12V 0WS+12V GND SMEMWSMEMRIOWIORDACK3DRQ3 DACK1DRQ1 REFRESHSYSCLK IRQ7 IRQ6 IRQ5 IRQ4 IRQ3 DACK2TC BALE Vcc OSC GND MEMCS16IOCS16IRQ10 IRQ11 IRQ12 IRQ15 IRQ14 DACK0DRQ0 DACK5DRQ5 DACK6DRQ6 DACK7DRQ7 Vcc MasterGND Pin B1 B2 B3 B4 B5 B6 B7 B8 B9 B10 B11 B12 B13 B14 B15 B16 B17 B18 B19 B20 B21 B22 B23 B24 B25 B26 B27 B28 B29 B30 B31 KEY D1 D2 D3 D4 D5 D6 D7 D8 D9 D10 D11 D12 D13 D14 D15 D16 D17 D18 Pin A1 A2 A3 A4 A5 A6 A7 A8 A9 A10 A11 A12 A13 A14 A15 A16 A17 A18 A19 A20 A21 A22 A23 A24 A25 A26 A27 A28 A29 A30 A31 KEY C1 C2 C3 C4 C5 C6 C7 C8 C9 C10 C11 C12 C13 C14 C15 C16 C17 C18 SBHELA23 LA22 LA21 LA20 LA19 LA18 LA17 MEMRMEMWSD8 SD9 SD10 SD11 SD12 SD13 SD14 SD15 Signal Name IOCHKSD7 SD6 SD5 SD4 SD3 SD2 SD1 SD0 IOCHRDY AEN SA19 SA18 SA17 SA16 SA15 SA14 SA13 SA12 SA11 SA10 SA9 SA8 SA7 SA6 SA5 SA4 SA3 SA2 SA1 SA0

Premiere/PCI Baby-AT Technical Product Summary Page 27

PCI CONNECTORS (J10B1, J10C1, J10C2)

Signal Name GND +12V No Connect No Connect Vcc PCIINT3PCIINT1Vcc Reserved Vcc Reserved GND GND Reserved SPCIRSTVcc AGNTGND Reserved AD30 3.3V AD28 AD26 GND AD24 AD22 (IDSEL) 3.3V AD22 AD20 GND AD18 Pin A1 A2 A3 A4 A5 A6 A7 A8 A9 A10 A11 A12 A13 A14 A15 A16 A17 A18 A19 A20 A21 A22 A23 A24 A25 A26 A27 A28 A29 A30 A31 Pin B1 B2 B3 B4 B5 B6 B7 B8 B9 B10 B11 B12 B13 B14 B15 B16 B17 B18 B19 B20 B21 B22 B23 B24 B25 B26 B27 B28 B29 B30 B31 Signal Name -12V No Connect GND No Connect Vcc Vcc PCIINT2PCIINT4No Connect Reserved No Connect GND GND Reserved GND PCLKE GND REQAVcc AD31 AD29 GND AD27 AD25 3.3V CBE3AD23 GND AD21 AD19 3.3V Signal Name AD16 3.3V FRAMEGND TRDYGND STOP3.3V SDONE SBOGND PAR AD15 3.3V AD13 AD11 GND AD9 KEY KEY CBEO3.3V AD6 AD4 GND AD2 AD0 Vcc SREQ64Vcc Vcc Pin A32 A33 A34 A35 A36 A37 A38 A39 A40 A41 A42 A43 A44 A45 A46 A47 A48 A49 A50 A51 A52 A53 A54 A55 A56 A57 A58 A59 A60 A61 A62 Pin B32 B33 B34 B35 B36 B37 B38 B39 B40 B41 B42 B43 B44 B45 B46 B47 B48 B49 B50 B51 B52 B53 B54 B55 B56 B57 B58 B59 B60 B61 B62 Signal Name AD17 CBE2GND IRDY3.3V DEVSELGND PLOCKPERR3.3V SERR3.3V CBE1AD14 GND AD12 AD10 GND KEY KEY AD8 AD7 3.3V AD5 AD3 GND AD1 Vcc SACK64Vcc Vcc

Premiere/PCI Baby-AT Technical Product Summary Page 28

Appendix J Environmental Standards

Parameter Temperature Non-Operating Operating Humidity Non-Operating Operating Altitude Non-Operating Operating ESD 1.0kV 2.5kV 5.0kV 7.5kV 10.0kV 12.5kV 15.0kV 25.0kV Shock Non-Operating No Errors No Errors 5% Soft Errors, 0% Hard Errors, No physical damage 10% Soft Errors, 0% Hard Errors, No physical damage 25% Soft Errors, 5% Hard Errors, No physical damage 50% Soft, 10% Hard, No physical damage 100% Soft, 25% Hard, No physical damage 100% Soft, 100% Hard, No physical damage 30.0G, 11ms, 1/2 sine Table J-1. Environmental Standards 50,000 feet (15,240 meters) 10,000 feet (3048 meters) 92% Relative Humidity max. @ 36oC 80% Relative Humidity max. @ 36C -40oC to +70oC +0oC to +55oC Condition Specification

Appendix K Reliability Data

The Mean-Time-Between-Failures (MTBF) data is calculated from predicted data @ 55C. Premiere/PCI Baby-AT baseboard TBD (Testing in progress)

Premiere/PCI Baby-AT Technical Product Summary Page 29

Appendix L Early Product Features

Early units of the Premiere/PCI Baby-AT motherboard and Expandable Desktop (code named "Batman"), included several features that differ from those described in this Technical Product Summary. Among them:

BOARD LEVEL FEATURES

CPU The original motherboard supported only 60 MHz Pentium processors and did not include the voltage regulation circuitry. REAL TIME CLOCK The Dallas DS12887 was socketed and could be replaced by the user, if necessary. IDE PCI IDE was not integrated on the original Premiere/PCI product. Instead, a PCI IDE paddle card was used in PCI slot 3 (J10C2, the PCI slot closest to the 3.3V connector) and made use of some of the reserved pins on the PCI interface, as listed in the following table:
Signal Name GND +12V No Connect STDI Vcc PCIINT3PCIINT1Vcc SRSVD1 (for IDE) Vcc SRSVD3 (for IDE) GND GND SRSVD4 (for IDE) SPCIRSTVcc AGNTGND SRSVD6 (for IDE) AD30 3.3V AD28 AD26 GND AD24 AD22 (IDSEL) 3.3V AD22 AD20 GND AD18 Pin A1 A2 A3 A4 A5 A6 A7 A8 A9 A10 A11 A12 A13 A14 A15 A16 A17 A18 A19 A20 A21 A22 A23 A24 A25 A26 A27 A28 A29 A30 A31 Pin B1 B2 B3 B4 B5 B6 B7 B8 B9 B10 B11 B12 B13 B14 B15 B16 B17 B18 B19 B20 B21 B22 B23 B24 B25 B26 B27 B28 B29 B30 B31 Signal Name -12V STCK (for IDE) GND STD0 (for IDE) Vcc Vcc PCIINT2PCIINT4No Connect SRSVD2 (for IDE) No Connect GND GND SRSVD5 (for IDE) GND PCLKE GND REQAVcc AD31 AD29 GND AD27 AD25 3.3V CBE3AD23 GND AD21 AD19 3.3V Signal Name AD16 3.3V FRAMEGND TRDYGND STOP3.3V SDONE SBOGND PAR AD15 3.3V AD13 AD11 GND AD9 KEY KEY CBEO3.3V AD6 AD4 GND AD2 AD0 Vcc SREQ64Vcc Vcc Pin A32 A33 A34 A35 A36 A37 A38 A39 A40 A41 A42 A43 A44 A45 A46 A47 A48 A49 A50 A51 A52 A53 A54 A55 A56 A57 A58 A59 A60 A61 A62 Pin B32 B33 B34 B35 B36 B37 B38 B39 B40 B41 B42 B43 B44 B45 B46 B47 B48 B49 B50 B51 B52 B53 B54 B55 B56 B57 B58 B59 B60 B61 B62 Signal Name AD17 CBE2GND IRDY3.3V DEVSELGND PLOCKPERR3.3V SERR3.3V CBE1AD14 GND AD12 AD10 GND KEY KEY AD8 AD7 3.3V AD5 AD3 GND AD1 Vcc SACK64Vcc Vcc

FAN The Fast Fan/Slow Fan option was not available on the earlier product and there is no jumper.
Premiere/PCI Baby-AT Technical Product Summary Page 30

SYSTEM LEVEL FEATURES

CHASSIS A different chassis and front bezel was used for the early Premiere/PCI Expandable Desktop. This chassis supported only the five peripheral bays accessible from the front panel.
3.5 Bays 5.25 Bays

Keylock

Reset

Power On/Off

SYSTEM KEY LOCK The earlier version of the chassis included a system keylock. When engaged, the key lock prevents keyboard input. Each system was provided with a set of two identical keys. RESET SWITCH The earlier chassis included a reset switch on the front panel. BACK PANEL The original product offered a slightly different arrangement of the back panel connections.
Serial Ports Parallel Port Expansion Slots

Fan

Power Keyboard

Premiere/PCI Baby-AT Technical Product Summary Page 31