Scribd
Upload
154 views4 pages

Design of High Speed Nikhilam Sutra Multiplier Using Vedic Mathematics

Uploaded by

arushi_somani

This document is a dissertation submitted by Arushi Somani to the Department of Electronics and Communication Engineering at the Institute of Technology & Management in Bhilwara, Rajasthan, India in partial fulfillment of the requirements for a Master of Technology degree with a specialization in VLSI design. The dissertation describes the design of a high-speed multiplier using Vedic mathematics techniques. Somani declares that the work presented is her own and was carried out under the supervision of Mr. Dheeraj Jain.

Copyright:

Attribution Non-Commercial (BY-NC)
Download as PDF, TXT or read online from Scribd
Download as pdf or txt

Design of High Speed Nikhilam Sutra Multiplier Using Vedic Mathematics

Uploaded by

arushi_somani
154 views4 pages
This document is a dissertation submitted by Arushi Somani to the Department of Electronics and Communication Engineering at the Institute of Technology & Management in Bhilwara, Rajasthan, India in partial fulfillment of the requirements for a Master of Technology degree with a specialization in VLSI design. The dissertation describes the design of a high-speed multiplier using Vedic mathematics techniques. Somani declares that the work presented is her own and was carried out under the supervision of Mr. Dheeraj Jain.

Original Description:

My Mtech Thesis (In Year 2013)

Original Title

DESIGN OF HIGH SPEED NIKHILAM SUTRA MULTIPLIER USING VEDIC MATHEMATICS

Copyright

© Attribution Non-Commercial (BY-NC)

Available Formats

PDF, TXT or read online from Scribd

Did you find this document useful?

Is this content inappropriate?

This document is a dissertation submitted by Arushi Somani to the Department of Electronics and Communication Engineering at the Institute of Technology & Management in Bhilwara, Rajasthan, India in partial fulfillment of the requirements for a Master of Technology degree with a specialization in VLSI design. The dissertation describes the design of a high-speed multiplier using Vedic mathematics techniques. Somani declares that the work presented is her own and was carried out under the supervision of Mr. Dheeraj Jain.

Copyright:

Attribution Non-Commercial (BY-NC)
Download as PDF, TXT or read online from Scribd
Download as pdf or txt
154 views4 pages

Design of High Speed Nikhilam Sutra Multiplier Using Vedic Mathematics

Uploaded by

arushi_somani
This document is a dissertation submitted by Arushi Somani to the Department of Electronics and Communication Engineering at the Institute of Technology & Management in Bhilwara, Rajasthan, India in partial fulfillment of the requirements for a Master of Technology degree with a specialization in VLSI design. The dissertation describes the design of a high-speed multiplier using Vedic mathematics techniques. Somani declares that the work presented is her own and was carried out under the supervision of Mr. Dheeraj Jain.

Copyright:

Attribution Non-Commercial (BY-NC)
Download as PDF, TXT or read online from Scribd
Download as pdf or txt
You are on page 1/ 4

DESIGN OF HIGH SPEED NIKHILAM SUTRA MULTIPLIER USING VEDIC MATHEMATICS A Dissertation Submitted in partial fulfillment for the

award of Degree of Master of Technology in Department of Electronics & communication Engineering (with specialization in VLSI Design)

Supervisor

Submitted By

Mr. Dheeraj Jain


Asst. Professor and Head

Arushi Somani
Enrolment No.: 10E2IMVLF4XT604

Department of Electronics & Communication Engineering INSTITUTE OF TECHNOLOGY & MANAGEMENT, N.H.79, Chittor Road, Bhilwara ByPass, BHILWARA-311001 Rajasthan Technical University JANUARY-2012

Candidates Declaration
I hereby declare that the work, which is being presented in the Dissertation, entitled DESIGN OF HIGH SPEED NIKHILAM SUTRA MULTIPLIER USING VEDIC MATHEMATICS in partial fulfillment for the award of Degree of Master of Technology in Department of Electronics & Communication Engineering with Specialization in VLSI Design and submitted to the Department of Electronics & Communication Engineering, Institute of Technology & Management, Bhilwara, Rajasthan Technical University is a record of my own investigations carried under the Guidance of Mr. Dheeraj Jain, Department of Electronics & Communication Engineering, Institute of Technology & Management, Bhilwara. I have not submitted the matter presented in this Dissertation anywhere for the award of any other Degree.

(Arushi Somani) VLSI Design, Enrolment No.: 10E2IMVLF4XT604 Institute of Technology & Management, Bhilwara Counter Signed by Supervisor

Dheeraj Jain Asst. Prof. and Head Dept. of Electronic & Communication, Institute of Technology & Management, Bhilwara

CERTIFICATE
This is to certify that this Dissertation entitled DESIGN OF HIGH SPEED NIKHILAM SUTRA MULTIPLIER USING VEDIC MATHEMATICS has been successfully carried out by Arushi Somani (Enrollment No. 10E2IMVLF4XT604), under my supervision and guidance, in partial fulfillment of the requirement for the award of Master of Technology Degree in VLSI Design from Institute of Technology & Management, Bhilwara for the Year 2011-12

Supervisor Dheeraj Jain Asst. Prof. and Head Dept. of Electronic & Communication, Institute of Technology & Management, Bhilwara

Place: BHILWARA Date:

ACKNOWLEDGEMENT
To discover, analyze and to present something new is to venture on an untrodden path, towards an unexplored destination. It is an arduous adventure unless one gets a true torchbearer to show the way. In any case, I am indebted to many people for making, the time working on my dissertation an unforgettable experience. I am deeply grateful to Mr. Dheeraj Jain, Assistant Professor and Head, Electronics and Communication Engineering Department at I.T.M, Bhilwara, for guiding me and providing me all the necessary facilities to complete my work. I place on my record, my sincere gratitude to Mr. Sanjay Jaiswal, Assistant Professor, Electronics and Communication Engineering Department at I.T.M, Bhilwara, for his expert and valuable guidance backed with constant encouragement. I am very grateful to my internal reviewer Ms. Kumkum Verma, Assistant Professor, Electronics and Communication Engineering Department at I.T.M, Bhilwara, for her insightful comments both in my work and in this dissertation, for her support, and for many motivating discussions. I also wish to express my sincere thanks to my advisor Mr. Rajesh Bathija, Assistant Professor, GITS Udaipur, for suggesting me this topic and to guide me on VLSI tools and programming. I am especially indebted to my parents for their love, sacrifice, and support. They are my first teachers after I came in this world and have set great examples for me about how to live, study, and work. Last but by no mean least, I thank all my colleagues, who were the driving forces for me in this endeavour. I would also like to express thanks to all my friends who gave me all support and valuable time even for answering some of my silly questions. Above all I render my gratitude to the Almighty who bestowed self-confidence, ability and strength in me to complete this work for not letting me down at the time of crisis and showing me the silver lining in the dark clouds as well as expressing my apology that I could not mention personally one by one.

Arushi Somani

You might also like