Scribd
Upload
127 views1 page

Labview Fpga Module Training For Xilinx Spartan 3E Xup Hardware

This document outlines training material for a LabVIEW FPGA Module course using a Xilinx Spartan 3E FPGA board. The training is divided into 8 lessons covering topics such as embedded design methods, LabVIEW FPGA programming, FPGA I/O, timing, host communication, and integrating existing VHDL code. Lesson materials include Word documents with exercises and solution code for the Xilinx Spartan 3E and NI R Series hardware. Previous LabVIEW knowledge is recommended. A driver for the Spartan 3E board can be downloaded from the National Instruments website for academic use.

Uploaded by

Luis Martínez Hernández
Copyright
© Attribution Non-Commercial (BY-NC)
We take content rights seriously. If you suspect this is your content, claim it here.
Available Formats
Download as PDF, TXT or read online on Scribd
127 views1 page

Labview Fpga Module Training For Xilinx Spartan 3E Xup Hardware

This document outlines training material for a LabVIEW FPGA Module course using a Xilinx Spartan 3E FPGA board. The training is divided into 8 lessons covering topics such as embedded design methods, LabVIEW FPGA programming, FPGA I/O, timing, host communication, and integrating existing VHDL code. Lesson materials include Word documents with exercises and solution code for the Xilinx Spartan 3E and NI R Series hardware. Previous LabVIEW knowledge is recommended. A driver for the Spartan 3E board can be downloaded from the National Instruments website for academic use.

Uploaded by

Luis Martínez Hernández
Copyright
© Attribution Non-Commercial (BY-NC)
We take content rights seriously. If you suspect this is your content, claim it here.
Available Formats
Download as PDF, TXT or read online on Scribd
You are on page 1/ 1

LabVIEW FPGA Module Training for Xilinx Spartan 3E XUP Hardware

Publish Date: May 08, 2013 | 10 Ratings | 2.40 out of 5

Overview
Welcome to the LabVIEW FPGA Module Training Course for the Xilinx Spartan 3E hardware. This free training material is divided into lessons. Below you will see the outline for each section. Some lessons include a Word document with exercise instructions and a file containing LabVIEW VIs with exercise solutions. Previous knowledge of LabVIEW is highly recommended. This training material is preliiminary and will change as new revisions become available. DOWNLOAD: To download the Xilinx Spartan 3E plug-in driver, visit www.ni.com/info Enter the information word spartan3e NoteThis driver is for Academic teaching use only and includes special licensing provisions.

Table of Contents
1. Lesson 1 - Understanding Embedded Design Methods 2. Lesson 2 - LabVIEW FPGA Programming Techniques 3. Lesson 3 - FPGA I/O 4. Lesson 4 - FPGA Timing 5. Lesson 5 - Host PC Communication with Running LabVIEW FPGA Code 6. Lesson 6 - Advanced Host Based Communication and Control 7. Lesson 7 - Optimizing Speed and Timing of LabVIEW FPGA Code 8. Lesson 8 - Linking Existing VHDL Code from WebPACK into LabVIEW FPGA

1. Lesson 1 - Understanding Embedded Design Methods


General Overview of Embedded Design Trends

2. Lesson 2 - LabVIEW FPGA Programming Techniques


Getting Started Exercise using NI R Series Hardware, Configuring hardware, and creating a new Project exercise_2.1_NI_R_Series.doc Getting Started Exercise using Spartan 3E Hardware Configuring hardware and opening example Project exercise_2.1_Spartan_3E.doc

3. Lesson 3 - FPGA I/O


Creating a new Spartan 3E Project exercise_3_Spartan_3E.doc Digital communication methods with LabVIEW FPGA exercise_3A.doc

4. Lesson 4 - FPGA Timing


Custom triggering with LabVIEW FPGA exercise_4.1_NI_R_Series.doc Data flow in parallel loops using FIFOs exercise_4.2.doc

5. Lesson 5 - Host PC Communication with Running LabVIEW FPGA Code


Create host based VI's for LabVIEW FPGA running code exercise_5.1_NI_R_Series.doc exercise_5.1_Spartan_3E.doc

6. Lesson 6 - Advanced Host Based Communication and Control


Interrupt based processing with LabVIEW FPGA exercise_6.1.doc

7. Lesson 7 - Optimizing Speed and Timing of LabVIEW FPGA Code

8. Lesson 8 - Linking Existing VHDL Code from WebPACK into LabVIEW FPGA
Using existing VHDL filter code with LabVIEW FPGA exercise_8_Spartan_3E.doc

Originally Authored By: Greg Crouch, National Instruments

1/1

www.ni.com

You might also like