SystemVerilog Is Getting Even Better!

An Update on the Proposed 2009 SystemVerilog Standard, Part II

by Sutherland HDL, Inc., Portland, Oregon

SystemVerilog Is Getting Even Better!

An Update on the Proposed 2009 SystemVerilog Standard Part 2
presented by

Clifford E. Cummings
Sunburst Design, Inc.
[email protected] www.sunburst-design.com

Stuart Sutherland
Sutherland HDL, Inc.
sponsored by
[email protected] www.sutherland-hdl.com

50+ Major Enhancements in SystemVerilog-2009

Part 1:
Cliff Cummings of Sunburst Design presents the details on the major new features in SystemVerilog-2009 that involve hardware modeling and testbench programming www.sunburst-design.com/papers/ DAC2009_SystemVerilog_Update_Part1_SunburstDesign.pdf

Part 2:
Stu Sutherland of Sutherland HDL presents the details on the major new features in SystemVerilog-2009 that involve SystemVerilog Assertions See the remaining slides of this presentation, or www.sutherland-hdl.com/papers/ DAC2009_SystemVerilog_Update_Part2_SutherlandHDL.pdf
2009, Sutherland HDL, Inc.

SystemVerilog-2009: SystemVerilog Gets Even Better!

2 of 27

Presented by Stuart Sutherland Sutherland HDL, Inc. www.sutherland-hdl.com

2009 by Sutherland HDL, Inc. Portland, Oregon All rights reserved

SystemVerilog Is Getting Even Better!

An Update on the Proposed 2009 SystemVerilog Standard, Part II
by Sutherland HDL, Inc., Portland, Oregon

Stu Sutherland and Sutherland HDL

Stuart Sutherland, a true SystemVerilog

wizard

Independent Verilog/SystemVerilog consultant and trainer Hardware design and verification engineer Have been working with Verilog since 1988 Bachelors in Computer Science / Masters in Education Presented dozens of papers (www.sutherland-hdl.com/papers) Published books on Verilog PLI and SystemVerilog for Design Technical editor of every version of the IEEE Verilog and SystemVerilog "Language Reference Manual" since 1995 Founded Sutherland HDL in 1992 Provides Verilog/SystemVerilog consulting services Provides the absolute best Verilog and SystemVerilog training!
NOTE: NOTE: There There is is a a typo typo on on slide slide 3 3 of of Part Part 1; 1; It It is is Cliff Cliff that that is is a a close close 2nd! 2nd!
2009, Sutherland HDL, Inc.

SystemVerilog-2009: SystemVerilog Gets Even Better!

3 of 27

SystemVerilog extends Verilog

Proposed SystemVerilog-2009
What comes next?
verification

IEEE SystemVerilog-2005
assertions test program blocks clocking domains process control interfaces nested hierarchy unrestricted ports automatic port connect enhanced literals time values and units uwire ANSI C style ports generate localparam constant functions modules parameters function/tasks always @ assign mailboxes semaphores constrained random values functional coverage packages compilation unit space 2-state modeling specialized procedures array assignments unique/priority case/if `pragma classes inheritance polymorphism strings structures unions const break continue return dynamic arrays associative arrays queues references C types void alias casting typedef enum $clog2 multi dimensional arrays signed types automatic ** (power operator) beginend while for forever ifelse repeat + = * / % >> << dowhile ++ -- += -= *= /= >>= <<= >>>= <<<= &= |= ^= %= ==?

design

IEEE Verilog-2005
`begin_keywords standard file I/O $value$plusargs `ifndef `elsif `line @* $finish $fopen $fclose $display $write $monitor `define `ifdef `else `include `timescale

IEEE Verilog-2001
(* attributes *) configurations memory part selects variable part select initial disable events wait # @ forkjoin wire reg integer real time packed arrays 2D memory

IEEE Verilog-1995 (created in 1984)

2009, Sutherland HDL, Inc.

SystemVerilog-2009: SystemVerilog Gets Even Better!

4 of 27

Presented by Stuart Sutherland Sutherland HDL, Inc. www.sutherland-hdl.com

2009 by Sutherland HDL, Inc. Portland, Oregon All rights reserved

SystemVerilog Is Getting Even Better!

An Update on the Proposed 2009 SystemVerilog Standard, Part II
by Sutherland HDL, Inc., Portland, Oregon

Verilog and SystemVerilog:

One Standard or Two Standards?

SystemVerilog extends Verilog, but In 2005 they were separate standards!!!
IEEE 1364-2005 the base Verilog standard IEEE 1800-2005 SystemVerilog extensions to 1364-2005

Why? (pick the best answer)

To frustrate users of Verilog/SystemVerilog To use more paper So the IEEE could make more money by selling two documents So that EDA companies could focus on implementing new features

SystemVerilog-2009 merges the two standards together

One large document (about 1,300 pages) Removes the overlap between 1364-2005 and 1800-2005 Clarifies ambiguities that existed between the two documents Adds more than 50 new major features!
2009, Sutherland HDL, Inc.

SystemVerilog-2009: SystemVerilog Gets Even Better!

5 of 27

Verilog Is Now Called SystemVerilog

The IEEE 1364 Verilog base language has been merged into the IEEE 1800 SystemVerilog standard The unified Verilog and SystemVerilog standard is called SystemVerilog, not Verilog!
The IEEE 1364 Verilog standard will soon be defunct

The target is to have an IEEE 1800-2009 SystemVerilog standard First round of balloting was completed in April 2009 100% YES votes, but with lots of comments Second round of balloting to be conducted in August, 2009 Addresses all comments made on first ballot Official release might slip into 2010 due to IEEE "red tape" process A draft of the merged standard is available from the IEEE today
2009, Sutherland HDL, Inc.

SystemVerilog-2009: SystemVerilog Gets Even Better!

6 of 27

Presented by Stuart Sutherland Sutherland HDL, Inc. www.sutherland-hdl.com

2009 by Sutherland HDL, Inc. Portland, Oregon All rights reserved

SystemVerilog Is Getting Even Better!

An Update on the Proposed 2009 SystemVerilog Standard, Part II
by Sutherland HDL, Inc., Portland, Oregon

let Templates
Mantis 1728
SV-2009 adds a new let construct for defining code templates Can replace the (often abused) `define text macros
Eliminates the problems of `define
let does not have file order dependencies like `define let has a local scope; `define can inadvertently affect other files
package my_templates; let check_mutex(a, b) = assert( !(a && b) ); let valid_arb(request, valid, override) = |(request & valid) || override; endpackage module my_chip (); import my_templates::*; Expands Expands to: to: assert( assert( !(read_enable !(read_enable && && write_enable) write_enable) ); ); always_comb begin check_mutex(read_enable, write_enable); if (valid_arb(.request(start), .valid(d_ok), .override(abort))) begin ... // do arbitration end Expands Expands to: to: end if if ( ( |(start |(start & & d_ok) d_ok) || || abort abort ) ) endmodule
2009, Sutherland HDL, Inc.

SystemVerilog-2009: SystemVerilog Gets Even Better!

7 of 27

Assertion Checkers
Mantis 1900
SV-2009 adds assertion checker blocks Encapsulates assertions and supporting code in a verification unit Provides a mechanism for defining assertion libraries Engineers can use checkers without having to learn SVA
package checker_library; checker check1 (event clk, logic[7:0] a, b); logic [7:0] sum; always @(clk) begin sum <= a + 1b1; p0: assert property (sum < `MAX_SUM); end p1: assert property (@clk sum < `MAX_SUM); p2: assert property (@clk a != b); endchecker // other checker definitions endpackage module my_chip (); check1 check_inputs(posedge clk, in1, in2); // functionality of my chip endmodule
2009, Sutherland HDL, Inc.

A A checker checker can can contain contain (partial (partial list): list): Variables Variables Functions Functions Assertions Assertions Initial, Initial, always always and and final final procedures procedures Generate Generate blocks blocks

A A checker checker can can be: be: Instantiated Instantiated outside outside of of RTL RTL code code Embedded Embedded within within RTL RTL code code
8 of 27

SystemVerilog-2009: SystemVerilog Gets Even Better!

Presented by Stuart Sutherland Sutherland HDL, Inc. www.sutherland-hdl.com

2009 by Sutherland HDL, Inc. Portland, Oregon All rights reserved

SystemVerilog Is Getting Even Better!

An Update on the Proposed 2009 SystemVerilog Standard, Part II
by Sutherland HDL, Inc., Portland, Oregon

Assertion Untyped Arguments

Mantis 1601
SV-2009 adds untyped as an argument data type Allows explicitly specifying that the formal argument is untyped in sequences, properties, and checkers Allows mixing typed and untyped arguments in any order
SV-2005 could have all arguments be untyped, but was ambiguous about having a mix of typed and untyped
property (bit clk, logic [63:0] a, untyped b, c); ... endproperty logic [63:0] data, address; sequence s1; req ##1 ack; endsequence

Untyped Untyped arguments arguments allow allow assertions assertions libraries libraries to to be be more more flexible flexible on on the the actual actual argument argument types types

assert property (mclk, data, s1, address); NOTE: NOTE: The The new new let let construct construct can can have have untyped untyped arguments arguments but but the the SV-2009 SV-2009 standard standard does does not not permit permit the the untyped untyped keyword keyword with with let let constructs; constructs; This This was was an an oversight oversight in in the the syntax syntax that that will will be be corrected corrected in in a a future future version version of of the the standard standard (see (see Mantis Mantis 2835) 2835)
2009, Sutherland HDL, Inc.

SystemVerilog-2009: SystemVerilog Gets Even Better!

9 of 27

Assertion Global Clock

Mantis 1681
SV-2009 adds the ability to specify a global clock definition Simplifies writing assertion definitions for formal verification tools
There There can can only only be be one one
global clocking @(posedge master_clock); endclocking

global global clock clock definition definition in in the the entire entire elaborated elaborated model model Can Can only only be be declared declared in in a a module module or or interface interface

$global_clock returns the event expression specified in the global clocking declaration Can be used anywhere that a clocking event can be specified
property @($global_clock) ... endproperty always @($global_clock) begin ... end
2009, Sutherland HDL, Inc.

In In simulation, simulation, $global_clock $global_clock is is the the event event

defined defined in in the the global global clocking clocking declaration declaration

In In formal formal verification, verification, $global_clock $global_clock is is

the the primary primary system system clock clock
10 of 27

SystemVerilog-2009: SystemVerilog Gets Even Better!

Presented by Stuart Sutherland Sutherland HDL, Inc. www.sutherland-hdl.com

2009 by Sutherland HDL, Inc. Portland, Oregon All rights reserved

SystemVerilog Is Getting Even Better!

An Update on the Proposed 2009 SystemVerilog Standard, Part II
by Sutherland HDL, Inc., Portland, Oregon

Assertion Past & Future Values

Mantis 1682
SV-2009 adds functions that return the nearest past or future value of a signal as sampled by the global clock
One clock cycle in the past $past_gclk, $rose_gclk, $fell_gclk, $stable_gclk, $changed_gclk One clock cycle in the future $future_gclk, $rising_gclk, $falling_gclk, $steady_gclk, $changing_gclk
assert property ( @$global_clock $changing_gclk(data) |-> $falling_gclk(clock) ) else $error("data is not stable");

Verify Verify that that data data only only changes changes on on a a falling falling edge edge of of clock clock

2009, Sutherland HDL, Inc.

SystemVerilog-2009: SystemVerilog Gets Even Better!

11 of 27

Inferred Assertion Functions

Mantis 1674
SV-2009 adds the ability to query for information than an assertion might have inferred from context
$inferred_clock, $inferred_disable, $inferred_enable
Assertion Assertion libraries libraries can can use use inferred inferred default clocking @(negedge clk1); endclocking signals signals if if no no actual actual signal signal is is passed passed in in default disable rst1; property p_triggers(a, b, clk = $inferred_clock, rst = $inferred_disable); @clk disable iff (rst) a |=> b; endproperty This This property property expands expands to: to: @(negedge @(negedge clk1) clk1) disable disable iff iff (rst1) (rst1) in1 in1 ##1 ##1 in2; in2; This This property property expands expands to: to: @(posedge @(posedge clk2) clk2) disable disable iff iff (1'b0) (1'b0) in1 in1 ##1 ##1 in2; in2; This This property property expands expands to: to: @(posedge @(posedge clk3) clk3) disable disable iff iff (rst3) (rst3) in1 in1 ##1 ##1 in2; in2;
12 of 27

assert property (p_triggers(in1, in2));

assert property (p_triggers(in1, in2, posedge clk2)); always @(posedge clk3) begin if (rst3) ... ; else assert property (p_triggers(in1, in2)); end
2009, Sutherland HDL, Inc.

SystemVerilog-2009: SystemVerilog Gets Even Better!

Presented by Stuart Sutherland Sutherland HDL, Inc. www.sutherland-hdl.com

2009 by Sutherland HDL, Inc. Portland, Oregon All rights reserved

SystemVerilog Is Getting Even Better!

An Update on the Proposed 2009 SystemVerilog Standard, Part II
by Sutherland HDL, Inc., Portland, Oregon

Assertion Abort Operators

Mantis 1674, 2100
SV-2009 adds a mechanism to abort a property during evaluation Asynchronous aborts: tested throughout the property evaluation
reject_on If during the property evaluation, the abort condition becomes true, then the property aborts with a failure accept_on If during the property evaluation, the abort condition becomes true, then the property aborts with a success Synchronous aborts: tested each clock event during evaluation sync_reject_on If during the property evaluation, the abort condition becomes true, then the property aborts with a failure sync_accept_on If during the property evaluation, the abort condition becomes true, then the property aborts with a success
assert property (@(posedge clk) go ##1 get[*2] |-> reject_on(stop) put[->2]); Whenever Whenever go go is is high, high, followed followed by by two two occurrences occurrences of of get get being being high, high, then then stop stop cannot cannot be be high high until until after after put put goes goes true true twice twice (not (not necessarily necessarily consecutive) consecutive) The The assertion assertion aborts aborts with with a a failure failure the the moment moment stop stop goes goes true true
2009, Sutherland HDL, Inc.

SystemVerilog-2009: SystemVerilog Gets Even Better!

13 of 27

Strong and Weak Assertions

Mantis 1932
SV-2009 adds the concept of strong and weak assertions Provides formal verification with additional information Helps prevent simulation assertions that do not simulate efficiently
assert property ( @(posedge clk) req |-> strong(##[1:3] ack) ); assert property ( @(posedge clk) req |-> weak(##[1:3] ack) );

Not fully backward compatible with SystemVerilog-2005! The default in 2005 was that all assertions were strong The default in 2009 is that all assertions are weak unless specified as strong
Weak is the better behavior and avoids inadvertent gotchas
// enable must remain true throughout simulation assert property ( @(posedge clk) enable );

In In SVA-2005 SVA-2005 this this is is a a Gotcha! Gotcha! The The assertion assertion defaults defaults to to strong, strong, and and can can have have a a negative negative impact impact on on simulation simulation performance performance
2009, Sutherland HDL, Inc.

SystemVerilog-2009: SystemVerilog Gets Even Better!

14 of 27

Presented by Stuart Sutherland Sutherland HDL, Inc. www.sutherland-hdl.com

2009 by Sutherland HDL, Inc. Portland, Oregon All rights reserved

SystemVerilog Is Getting Even Better!

An Update on the Proposed 2009 SystemVerilog Standard, Part II
by Sutherland HDL, Inc., Portland, Oregon

Assertion Temporal Logic Operators

Mantis 1932
SV-2009 adds Linear Temporal Logic (LTL) operators
nexttime, s_nexttime until, s_until until_with, s_until_with implies always, s_always eventually, s_eventually #-#, #=#

Allows for generic templates in assertion libraries Allows for both weak and strong operations
property p1; nexttime a; endproperty property p2; s_nexttime a; endproperty
2009, Sutherland HDL, Inc.

If If the the clock clock ticks ticks once once more, more, then then a a shall shall be be true true at at the the next next clock clock tick tick The The clock clock shall shall tick tick once once more more and and a a shall shall be be true true at at the the next next clock clock tick tick
15 of 27

SystemVerilog-2009: SystemVerilog Gets Even Better!

New Assertion Operators

Mantis 1456, 1758
SV-2009 adds 4 PSL-like assertion shortcut operators
property pReqAck; @(posedge clock) ena |-> ##[+] req[+] ack; endproperty ##[+] ##[+] is is short short for for the the operation operation ##[1:$] ##[1:$] ##[*] ##[*] is is short short for for the the operation operation ##[0:$] ##[0:$] req[+] req[+] is is short short for for the the operation operation req[*1:$] req[*1:$] req[*] req[*] is is short short for for the the operation operation req[*0:$] req[*0:$]

SV-2009 adds logical implication and a equivalence operators These operators can be used anywhere, not just in assertions
always_comb begin a_implies_b = (a -> b); a_equiv_b = (a <-> b); end The The implication implication and and equivalence equivalence operators operators return return true true or or false false -> -> is is short short for for the the operation operation (!a (!a || || b) b) <-> <-> is is short short for for the the operation operation ( ( (a (a -> -> b) b) && && (b (b -> -> a) a) ) )

2009, Sutherland HDL, Inc.

SystemVerilog-2009: SystemVerilog Gets Even Better!

16 of 27

Presented by Stuart Sutherland Sutherland HDL, Inc. www.sutherland-hdl.com

2009 by Sutherland HDL, Inc. Portland, Oregon All rights reserved

SystemVerilog Is Getting Even Better!

An Update on the Proposed 2009 SystemVerilog Standard, Part II
by Sutherland HDL, Inc., Portland, Oregon

Assertion Case Statement and Value Change Function

Mantis 2173, 1677
SV-2009 adds the ability to use case statements in properties Provides an intuitive coding style for complex assertions
property p_delay(logic [1:0] delay); @(posedge clock) case (delay) 2'd0: a && b; 2'd1: a ##2 b; 2'd2: a ##4 b; 2'd3: a ##8 b; default: 0; // cause a failure if delay has x or z values endcase endproperty

SV-2009 adds a $changed value sample function Returns true if an expression changed value during a clock cycle Can be used in assertions and other verification code
assert property (counter_enable |-> ##1 $changed(count));

2009, Sutherland HDL, Inc.

SystemVerilog-2009: SystemVerilog Gets Even Better!

17 of 27

Multi-Clock Assertion Enhancements

Mantis 1683, 1731

SV-2009 allows the operators ##0, |-> and if...else to be used in multiple-clock properties
SV-2005 only allowed these operators with single-clock assertions
property p1; @(posedge clk0) if (b) @(posedge clk1) s1 else @(posedge clk2) s2 endproperty

b b is is checked checked at at posedge posedge clk0 clk0 If If b b is is true true then then s1 s1 is is checked checked at at the the nearest, nearest, possibly possibly overlapping overlapping posedge posedge clk1 clk1 Else Else s2 s2 is is checked checked at at the the nearest nearest non-strictly non-strictly subsequent subsequent posedge posedge clk2 clk2

SV-2009 allows $rose, $fell, $stable and $changed functions to be specified with a different clock than the assertion Adds an optional second argument that specifies the clock
property p2; @(posedge clk1) en && $rose(req, @(posedge clk2)) |=> gnt endproperty

2009, Sutherland HDL, Inc.

SystemVerilog-2009: SystemVerilog Gets Even Better!

18 of 27

Presented by Stuart Sutherland Sutherland HDL, Inc. www.sutherland-hdl.com

2009 by Sutherland HDL, Inc. Portland, Oregon All rights reserved

SystemVerilog Is Getting Even Better!

An Update on the Proposed 2009 SystemVerilog Standard, Part II
by Sutherland HDL, Inc., Portland, Oregon

Assertion Action Block Controls

Mantis 1361
SV-2009 adds new system tasks:
$assertpassoff turn off execution of pass statements $assertpasson turn on execution of pass statements $assertfailoff turn off execution of fail statements $assertfailon turn on execution of fail statements $assertvacuousoff turn off execution of pass statements when assertion is a vacuous success $assertnonvacuouson turn on execution of pass statements when assertion is a true success
a1: assert property (pReqAck) $info(pReqAck passed); else $error(pReqAck failed); initial $assertvacuousoff(a1); By By default, default, the the pass pass action action block block will will execute execute for for both both success success and and vacuous vacuous success success Turn Turn off off action action block block execution execution for for vacuous vacuous successes successes

2009, Sutherland HDL, Inc.

SystemVerilog-2009: SystemVerilog Gets Even Better!

19 of 27

Assertion Variable Initialization

Mantis 1668
SV-2009 allows assertion local variables to be initialized at the time of declaration In SV-2005, local variables could only be initialized as part of an expression evaluation in the sequence
local local variable variable pipe_in pipe_in is is initialized initialized when when assertion assertion thread thread starts starts property pipeline; transaction_t pipe_in = data_in; @(posedge clk) en |-> ##6 data_out == pipe_in; endproperty

2009, Sutherland HDL, Inc.

SystemVerilog-2009: SystemVerilog Gets Even Better!

20 of 27

Presented by Stuart Sutherland Sutherland HDL, Inc. www.sutherland-hdl.com

10

2009 by Sutherland HDL, Inc. Portland, Oregon All rights reserved

SystemVerilog Is Getting Even Better!

An Update on the Proposed 2009 SystemVerilog Standard, Part II
by Sutherland HDL, Inc., Portland, Oregon

Procedural Concurrent Assertions

Mantis 2398, 1995
SV-2009 clarifies the inference and semantic rules of concurrent assertions embedded within procedural blocks
property p1; a ##1 b ##1 c; endproperty always @(posedge clk) begin if (!rstN) q <= '0; else if (ena) begin q <= d; assert property (p1); end end

Inference Inference rules rules for for clock, clock, disable disable and and enable enable conditions conditions are are well well defined defined Simulation Simulation semantic semantic rules rules are are well well defined defined

SV-2009 add the ability to use procedural concurrent assertions within loops (illegal in SV-2005)
always @(posedge clk) for (i=0; i<MAXI; i=i+1) begin ... assert property (p1); end
2009, Sutherland HDL, Inc.

SystemVerilog-2009: SystemVerilog Gets Even Better!

21 of 27

Triggered Method in Sequences

Mantis 2415
SV-2009 merges the capabilities of the assertion .matched and .triggered methods .matched tests for sequence completion in sequences .triggered tests for sequence completion in procedural blocks In SV-2009, .triggered can be used both ways
The .matched method is deprecated in SV-2009
`define TRUE 1 sequence qRequest; @(posedge clk1) req ##1 `TRUE[*1:6]; endsequence: qRequest property pReqCausedAck; @(posedge clk2) ack |-> qRequest.triggered; endproperty: pReqCausedAck

ack ack must must be be preceded preceded by by a a req req within within 1 1 to to 6 6 clock clock cycles; cycles; ack ack and and req req are are in in different different clock clock domains domains
2009, Sutherland HDL, Inc.

SystemVerilog-2009: SystemVerilog Gets Even Better!

22 of 27

Presented by Stuart Sutherland Sutherland HDL, Inc. www.sutherland-hdl.com

11

2009 by Sutherland HDL, Inc. Portland, Oregon All rights reserved

SystemVerilog Is Getting Even Better!

An Update on the Proposed 2009 SystemVerilog Standard, Part II
by Sutherland HDL, Inc., Portland, Oregon

Assume, Cover and Restrict Assertion Statements

Mantis 1460, 1726, 1806
SV-2009 adds action blocks to assume statements assume property (property_spec) action_block Makes the syntax for assume statements consistent with concurrent assert and cover statements SV-2009 adds immediate cover and assume statements cover (expression) action_block assume (expression) action_block Makes the syntax for assume statements consistent with assert and cover statements SV-2009 adds a restrict statements restrict property (property_spec); Restricts the value state space used by formal verification tools Ignored by simulators restrict property (@(posedge clk) mode == 0);
2009, Sutherland HDL, Inc.

SystemVerilog-2009: SystemVerilog Gets Even Better!

23 of 27

Deferred Immediate Assertions

Mantis 2005
SV-2009 adds "deferred immediate assertions" assert #0 (expression) action_block assume #0 (expression) action_block cover #0 (expression) action_block Only the last assertion evaluation is used if the assertion is executed multiple times in the same time step Prevents erroneous assertion messages
assign not_a = !a; always_comb begin a1: assert (not_a != a); a2: assert #0 (not_a != a); end Simple Simple immediate immediate assertion assertion could could trigger trigger on on a a glitch glitch as as a a and and not_a not_a change change values values Deferred Deferred immediate immediate assertion assertion evaluates evaluates after after a a and and not_a not_a have have stabilized stabilized in in a a time time step step

2009, Sutherland HDL, Inc.

SystemVerilog-2009: SystemVerilog Gets Even Better!

24 of 27

Presented by Stuart Sutherland Sutherland HDL, Inc. www.sutherland-hdl.com

12

2009 by Sutherland HDL, Inc. Portland, Oregon All rights reserved

SystemVerilog Is Getting Even Better!

An Update on the Proposed 2009 SystemVerilog Standard, Part II
by Sutherland HDL, Inc., Portland, Oregon

Assertions at Elaboration Time

Mantis 1769
SV-2009 adds the ability to print assertion severity messages at elaboration time, before simulation starts running When $fatal, $error, $warning or $info are used outside of an assertion or procedural block, they are executed at elaboration
Can be called as a stand-alone statement Can be called from within a generate block Can be used to check the validity of parameter definitions
module my_chip #(parameter N = 1) (input [N-1:0] in, output [N-1:0] out); generate if ((N < 1) || (N > 8)) $fatal(1, "Parameter N has an invalid value of %0d", N); endgenerate ... endmodule

2009, Sutherland HDL, Inc.

SystemVerilog-2009: SystemVerilog Gets Even Better!

25 of 27

New Keywords
SystemVerilog-2009 reserves several additional keywords
accept_on checker endchecker eventually global implies let nexttime reject_on restrict s_always s_eventually s_nexttime s_until s_until_with strong sync_accept_on sync_reject_on unique0 until until_with untyped weak

SV-2009 adds a new argument to `begin_keywords Maintains keyword backward compatibility with previous versions of the Verilog and SystemVerilog standard
`begin_keywords "1800-2005"
module old_chip (...); ... endmodule

`begin_keywords "1800-2009"
module new_chip (...); ... endmodule

`end_keywords

`end_keywords
SystemVerilog-2009: SystemVerilog Gets Even Better!

2009, Sutherland HDL, Inc.

26 of 27

Presented by Stuart Sutherland Sutherland HDL, Inc. www.sutherland-hdl.com

13

2009 by Sutherland HDL, Inc. Portland, Oregon All rights reserved

SystemVerilog Is Getting Even Better!

An Update on the Proposed 2009 SystemVerilog Standard, Part II
by Sutherland HDL, Inc., Portland, Oregon

But WaitTheres More!

Only the more notable enhancements have been presented There are hundreds of "behind the curtains" enhancements
Clarify ambiguities in the SystemVerilog-2005 standard Additional examples Editorial corrections VPI support for all aspects of SystemVerilog-2009

Expert SystemVerilog training is available! Sunburst Design and Sutherland HDL might not agree on who has the best SystemVerilog training, but
You will be a winner with training from either company!
2009, Sutherland HDL, Inc.

SystemVerilog-2009: SystemVerilog Gets Even Better!

27 of 27

Presented by Stuart Sutherland Sutherland HDL, Inc. www.sutherland-hdl.com

14

2009 by Sutherland HDL, Inc. Portland, Oregon All rights reserved