Application Bulletin: Boost Iso120 Bandwidth To More Than 100Khz
Application Bulletin: Boost Iso120 Bandwidth To More Than 100Khz
Mailing Address: PO Box 11400 Tucson, AZ 85734 Tel: (602) 746-1111 FAX: (602) 746-7401
Burr-Brown Corporation
+15V
VIN
VOUT = VIN
9 16
Step response of Figure 1 circuit showing 25% overshoot which translates into 45 phase-margin.
4.5V to 18V
4.5V to 18V
FIGURE 2. ISO120 with Flat Magnitude Response and f 3dB Bandwidth Boosted to More Than 100kHz.
AB-012A
SBOA006
Adding gain in the feedback of the ISO120 can also increase its slew rate and full-power response. So long as the op amp providing gain in the feedback has adequate slew rate, the 2V/s slew rate of the ISO120 is multiplied by its gain. When using an OPA602 with a gain of 2.4V/V in the feedback, the 30kHz 20Vp-p full-power response of the ISO120 is increased to more than 70kHz. Driving the OPA602 input below about 12V will cause signal inversion and possible circuit lock-up. The 470 /back-to-back zener network prevents possible lock-up by keeping the op amp input from being driven beyond its linear common-mode input range. The addition of an input filter to compensate for the gain peaking, as shown in Figure 2, gives a flat magnitude response of more than 100kHz. In addition to the gain of
2.4V/V amplifier in the feedback, a simple 80kHz input filter formed by C 1 and R3 is inserted at the input. The 10k input resistor, R3, decreases the ISO120 gain by about 5%. A matching 10k resistor in the feedback, R 4, restores gain accuracy. The step response for the Figure 2 circuit is shown in the scope photo. The Gain vs Frequency Plot, Figure 3, compares the response of the Figure 1 and Figure 2 circuits, to the standard ISO120. The top plot is the Figure 1 circuit showing about +3dB magnitude peaking and almost 150kHz f 3dB bandwidth. The center plot is the Figure 2 circuit with the 80kHz input filter. The magnitude response is flat with an f 3dB bandwidth greater than 100kHz. The bottom plot shows the standard ISO120 circuit with an f3dB bandwidth of about 50kHz.
100kHz
Gain vs Frequency plot comparing: 1) Figure 1 circuit showing almost 150kHz f 3dB bandwidth with +3dB gain peaking, 2) Figure 2 circuit showing flat magnitude response and more than 100kHz f 3dB bandwidth, and 3) standard ISO120 showing 50kHz f 3dB bandwidth.
100A
1pF From Input Section 1pF
200k
Sense Amp
150pF
100A
Gain Block G = 2
VO
The output demodulator section of the ISO120/121/122 consists of the integrator loop shown. This technique can not be applied to the ISO122 because the feedback connection is not available externally. Stability is determined by the phase margin at the open-loop response unity gain point, f UG. The unity-gain frequency is: fUG = The phase margin is approximated by: 6.28 gainEXT 2 (200k) (150pF) = 33kHz gain EXT
180
90
*The sample/hold delay is 1/(2 freq CLK). For a 500kHz clock frequency, the delay is 1 s. The free-running clock frequency is approximately 500kHz. For gainEXT = 1: fUG = 33kHz, Phase Margin = 70 , and f3dB = 50kHz For gainEXT = 2.4: fUG = 80kHz, phase margin = 45 , and f3dB = 150kHz with +3dB gain peaking at 80kHz.
The information provided herein is believed to be reliable; however, BURR-BROWN assumes no responsibility for inaccuracies or omissions. BURR-BROWN assumes no responsibility for the use of this information, and all use of such information shall be entirely at the users own risk. Prices and specifications are subject to change without notice. No patent rights or licenses to any of the circuits described herein are implied or granted to any third party. BURR-BROWN does not authorize or warrant any BURR-BROWN product for use in life support devices and/or systems.
IMPORTANT NOTICE Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgment, including those pertaining to warranty, patent infringement, and limitation of liability. TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TIs standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements. Customers are responsible for their applications using TI components. In order to minimize risks associated with the customers applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards. TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TIs publication of information regarding any third partys products or services does not constitute TIs approval, warranty or endorsement thereof.