RLC 1st Manual
RLC 1st Manual
RLC 1st Manual
A high performance protection relay for capacitor banks and harmonic filter circuits
P O Box 1810 Halfway House, 1685 Gauteng Republic of South Africa Tel.: +27 11 315-0815
987 Richards Drive Halfway House Gauteng Republic of South Africa Fax.: +27 11 315-2559
E-Mail:[email protected]
Page 1 of 140
These instructions do not purport to cover all details or variations in equipment, nor to provide for every possible contingency to be met during installation, operation and maintenance. Should further information be required, or should particular issues arise that are not covered sufficiently for the purchasers purpose, the matter should be referred to:
Page 2 of 140
RLC RELAY
DOCUMENT HISTORY REVISION 01.26.09.97 DATE 26 September 1997 DESCRIPTION First issue
______________________________________________________________________________ APPROVALS:
______________________________________________________________________________ OPERATING AND INSTRUCTION MANUAL FOR THE RLC RELAY FOR PROTECTION OF CAPACITOR BANKS AND HARMONIC FILTER CIRCUITS
Page 3 of 140
WARNING
Draws attention to an operating procedure, practice, condition or statement, which, if not strictly observed, could result in injury or death.
CAUTION
Draws attention to an essential operating procedure, practice or statement, which, if not observed, could result in damage to, or destruction of, equipment.
NOTE
Draws attention to an essential operating or maintenance procedure, or statement, that must be observed.
WARNING
This equipment is potentially hazardous in respect of electrical shock or electrical burn. Only personnel, who are adequately trained and thoroughly familiar with the RLC Relay, and these instructions, should install, operate or maintain this equipment. To minimize the hazard of electrical shock or burn, the user should adhere to approved protection and safety procedures.
Page 4 of 140
TABLE OF CONTENTS
1 2 INTRODUCTION.....................................................................................................................................12 OVERVIEW OF THE RLC RELAY .......................................................................................................13 2.1 INTRODUCTION.................................................................................................................................13 2.2 APPLICATION.....................................................................................................................................13 2.3 PROTECTIVE FUNCTIONS PROVIDED BY THE RLC RELAY..................................................13 2.3.1 2.3.2 2.3.3 2.3.4 Peak repetitive overvoltage protection (Refer to Fig. 21) ............................................................13 Thermal overcurrent protection (Refer to Fig. 21) .......................................................................14 Fundamental frequency star point unbalance protection (Refer to Fig. 22).................................15 Fundamental frequency H CONFIGURATION capacitor bank unbalance protection (Refer to Fig. 24)............................................................................................................................16 2.3.5 2.3.6 2.3.7 2.3.8 2.3.9 Fundamental frequency line current unbalance protection (Refer to Fig. 23) .............................16 Fundamental frequency earth fault protection (Refer to Fig.23)..................................................17 Fundamental frequency overvoltage and overcurrent protection (Refer to Fig. 21)....................17 Fundamental frequency undercurrent protection (Refer to Fig. 21).............................................18 Breaker fail protection (Refer to Fig. 21) .....................................................................................18
2.3.10 Capacitor bank re-switching protection (Refer to Fig 23)............................................................18 2.4 MEASURING AND PROTECTION ELEMENTS..............................................................................................19 2.5 RELAY OUTPUTS .....................................................................................................................................20 2.6 CONTACT FORMS ....................................................................................................................................20 2.7 AUXILIARY POWER SUPPLY ....................................................................................................................20 2.8 LED INDICATORS ...................................................................................................................................21
Page 5 of 140
2.9 LCD DISPLAY .........................................................................................................................................21 2.10 2.11 2.12 2.13 2.14 2.15 2.16 2.17 2.18 2.19 2.20 2.21 3 HOUSING AND TERMINALS .................................................................................................................22 KEYPAD ..............................................................................................................................................22 DIGITAL INPUT....................................................................................................................................22 TEST FACILITIES .................................................................................................................................23 SERIAL DATA INPUT / OUTPUT PORT ...................................................................................................23 PC BASED SOFTWARE PACKAGE.........................................................................................................24 AVAILABLE TYPES ..............................................................................................................................24 GENERAL CHARACTERISTICS ..............................................................................................................26 TECHNICAL SPECIFICATIONS ..............................................................................................................26 SETTABLE PARAMETERS AND SETTING RANGES .................................................................................26 DIMENSIONS AND CUT-OUT DETAILS ..................................................................................................26 TERMINAL DIAGRAM AND CONNECTIONS ...........................................................................................26
RLC RELAY HARDWARE DETAILS...................................................................................................27 3.1 INTRODUCTION.................................................................................................................................27 3.2 NOMENCLATURE AND IDENTIFICATION OF EXTERNAL COMPONENTS.........................27 3.3 ENCLOSURE AND DRAW-OUT UNIT............................................................................................27 3.4 TERMINALS ........................................................................................................................................28 3.5 MEASURING ELEMENTS.................................................................................................................28 3.6 RELAY OUTPUTS...............................................................................................................................29
KEYPAD OPERATIONS.........................................................................................................................30 4.1 INTRODUCTION.................................................................................................................................30 4.2 ACCESSING THE NORMAL OPERATION SCREEN DISPLAYS................................................30
Page 6 of 140
4.3 ACCESSING THE MAIN MENU FUNCTION .................................................................................30 4.4 EXECUTING ANY MAIN MENU OR SUB-MENU FUNCTIONS ................................................33 4.5 REVERTING BACK FROM THE MAIN MENU FUNCTIONS TO THE DEFAULT NORMAL OPERATION SCREEN DISPLAY ...................................................................................33 4.6 ACCESS PARAMETER SETUP MENU (OPTIONAL PASSWORD PROTECTION) ................................33 4.6.1 4.6.2 4.6.3 Setting of ELEMENT variables ................................................................................................35 Setting of OTHER variables......................................................................................................35 The COMPENSATE functions.....................................................................................................36
4.7 ACCESS OUTPUT RELAY MENU (OPTIONAL PASSWORD PROTECTION).......................................38 4.8 RUN DIAGNOSTIC TEST SEQUENCE............................................................................................40 4.9 BROWSE TRIP HISTORY LIST..............................................................................................................43 4.10 4.11 4.12 5 ACCESS SERIAL PORT OPTIONS (OPTIONAL PASSWORD PROTECTION) .........................................44 ACCESS PASSWORD SETUP MENU................................................................................................45 ACCESS MODE SETUP SELECTOR ...................................................................................................46
DISPLAY ANNUNCIATION AND SCREEN NAVIGATION.............................................................48 5.1 INTRODUCTION.................................................................................................................................48 5.2 THE LCD SCREEN DISPLAYS DURING NORMAL OPERATION..............................................48 5.2.1 5.2.2 Normal Mode ................................................................................................................................49 H CONFIGURATION MODE normal operation screen displays...........................................51
5.3 THE LED INDICATORS .....................................................................................................................52 5.4 THE LCD SCREEN DISPLAY DURING OVERLOAD OR FAULT CONDITION.......................52 5.5 THE LCD POST-TRIP FAULT ANNUNCIATION AND TRIP HISTORY SCREEN DISPLAYS .53
Page 7 of 140
INSTALLATION ......................................................................................................................................56 6.1 INTRODUCTION.................................................................................................................................56 6.2 UNPACKING, STORAGE AND HANDLING ..................................................................................56 6.3 MOUNTING .........................................................................................................................................57 6.4 WIRING ................................................................................................................................................57 6.4.1 6.4.2 6.4.3 6.4.4 6.4.5 Auxiliary Power Supply................................................................................................................58 Current Transformer Circuits........................................................................................................58 Output Relay Circuits....................................................................................................................59 Digital Input ..................................................................................................................................60 Earth Connection...........................................................................................................................60
6.5 NOISE ISOLATION.............................................................................................................................61 7 STEP-BY-STEP INSTRUCTIONS FOR INSTALLING, CONFIGURING, TESTING AND PUTTING INTO SERVICE ...........................................................................................................62 7.1 INTRODUCTION.................................................................................................................................62 7.2 STEP-BY-STEP INSTRUCTIONS......................................................................................................62 8 TROUBLE SHOOTING ...........................................................................................................................66
Page 8 of 140
TABLE OF FIGURES
FIGURE 1: FRONT VIEW AND IDENTIFICATION OF EXTERNAL COMPONENTS .........................67 FIGURE 2: REAR VIEW AND IDENTIFICATION OF EXTERNAL COMPONENTS............................68 FIGURE 3: DIMENSIOINS AND CUTOUT DETAILS ...............................................................................69 FIGURE 4: TERMINAL AND CONNECTION DIAGRAM ........................................................................70 FIGURE 5: ELEMENT RATED CURRENT CONFIGURATION DIAGRAM ..........................................71 FIGURE 6: OUTPUT RELAY CONTACT FORM CONFIGURATION DIAGRAM ................................72 FIGURE 7: PEAK REPETITIVE OVERVOLTAGE vs TIME TRIP CURVES ..........................................73 FIGURE 8: THERMAL OVERLOAD VS TRIP TIME CURVE FOR VARIOUS PRIOR THERMAL LOADING CONDITIONS..........................................................................................................74 FIGURE 9: APPLICATION EXAMPLE 1 - PROTECTION OF A SINGLE STAR OR DELTA CONNECTED CAPACITOR BANK, WITH SERIES DAMPING OR FILTER REACTORS.................................................................................................................................75 FIGURE 10: APPLICATION EXAMPLE 2 - PROTECTION OF A DOUBLE STAR CONNECTED CAPACITOR BANK, WITH SERIES DAMPING OR FILTER REACTORS........................76 FIGURE 11: APPLICATION EXAMPLE 3: PROTECTION OF AN H CONFIGURATION SINGLE STAR CONNECTED CAPACITOR BANK, WITH SERIES DAMPING OR FILTER REACTORS .................................................................................................................................77 FIGURE 12: APPLICATION EXAMPLE 4 - PROTECTION OF A HIGH PASS FILTER CIRCUIT WITH A DOUBLE STAR CONNECTED CAPACITOR BANK ............................................78
Page 9 of 140
FIGURE 13: APPLICATION EXAMPLE 5 - PROTECTION OF A C TYPE HARMONIC FILTER CIRCUIT WITH A DOUBLE STAR CONNECTED MAIN CAPACITOR BANK, A FUNDAMENTAL FREQUENCY TUNING SUBSIDIARY CAPACITOR BANK, FILTER REACTORS AND FILTER RESISTORS..................................................................................79 FIGURE 14: APPLICATION EXAMPLE 6 - PROTECTION OF A C TYPE HARMONIC FILTER CIRCUIT WITH AN H CONFIGURATION MAIN CAPACITOR BANK, A FUNDAMENTAL FREQUENCY TUNING SUBSIDIARY CAPACITOR BANK, AND STAR CONNECTED FILTER REACTORS AND RESISTORS.............................................80 FIGURE 15: TYPICAL CONNECTION DIAGRAM FOR THE PROTECTION OF A SERIES TUNED HARMONIC FILTER CIRCUIT WITH A DOUBLE STAR ...................................................81 FIGURE 16: TYPICAL CONNECTION DIAGRAM FOR THE PROTECTION OF AN H CONFIGURATION MODE CAPACITOR BANK WITH DAMPING REACTORS .............82 FIGURE 17: ELEMENT FAILURE ON INTERNALLY OR EXTERNALLY FUSED CAPACITOR UNITS (DOUBLE STAR)...........................................................................................................83 FIGURE 18: ELEMENT FAILURE ON UNFUSED CAPACITOR UNITS (DOUBLE STAR) ................84 FIGURE 19: ELEMENT FAILURE ON INTERNALLY OR EXTERNALLY FUSED CAPACITOR UNITS (H CONFIGURATION)..............................................................................................85 FIGURE 20: ELEMENT FAILURE ON UNFUSED CAPACITOR UNITS (H CONFIGURATION) ...86 FIGURE 21: LOGIC DIAGRAM FOR ELEMENTS 1, 2 AND 3 (NORMAL MODE)...............................87 FIGURE 22: LOGIC DIAGRAM FOR ELEMENT 4 (NORMAL MODE)..................................................88 FIGURE 23: LOGIC DIAGRAM FOR ELEMENT 5 (NORMAL MODE)..................................................89 FIGURE 24: LOGIC DIAGRAM FOR ELEMENTS 2, 3 AND 4 (H CONFIGURATION MODE) .......90 FIGURE 25: EFFECT OF PEAK REPETITIVE OVER VOLTAGE RESET TIMER, vc>reset:xt, DURING INTERMITTANT PEAK REPETITIVE OVER VOLTAGES..................................................91
Page 10 of 140
FIGURE 26: CONFIGURATION OF OUTPUT RELAYS #1 TO #5 (NORMAL MODE) ........................92 FIGURE 27: CONFIGURATION OF OUTPUT RELAYS #1 TO #5 (H CONFIGURATION MODE) .93
Page 11 of 140
TABLE OF APPENDICES
APPENDIX 1: NOMENCLATURE AND DEFINITIONS............................................................................94 APPENDIX 2: GENERAL CHARACTERISTICS.......................................................................................103 APPENDIX 3: TECHNICAL SPECIFICATIONS .......................................................................................104 APPENDIX 4: SETTABLE PARAMETERS AND SETTING RANGES ..................................................106 APPENDIX 5: COMMISSIONING TEST RECORD ..................................................................................109 APPENDIX 6: FAULT REPORT..................................................................................................................115 APPENDIX 7: DIAGNOSTIC ERRORS......................................................................................................122 APPENDIX 8: NORMAL MODE CALCULATION OF CHECKSUMS FOR OUTPUT RELAYS #1 TO #5...............................................................................................................123 APPENDIX 9: H CONFIGURATION MODE CALCULATION OF CHECKSUMS FOR OUTPUT RELAYS #1 TO #5..............................................................................................................124 APPENDIX 10: DEFAULT HARDWARE AND SOFTWARE CONFIGURATION ON DELIVERY:..125 APPENDIX 11: INJECTION TESTING.......................................................................................................128 APPENDIX 12: SETTING EXAMPLE 1 .....................................................................................................129 APPENDIX 13: SETTING EXAMPLE 2 .....................................................................................................133 APPENDIX 14: CALCULATION OF THE REACTOR HEATING AND COOLING TIME CONSTANT () ...................................................................................................................138 APPENDIX 15: MENU NAVIGATION CHART (NORMAL MODE)......................................................139 APPENDIX 16: MENU NAVIGATION CHART (H CONFIGURATION MODE) ..............................140
Page 12 of 140
INTRODUCTION
This manual contains an overview and specification of the RLC Relay for the protection of capacitor banks and harmonic filter circuits, as well as detailed installation, setting up, operating, commissioning and maintenance instructions. As further enhancements are developed, this manual will be expanded and revised to include full details of these options. The user of this manual should have a prior knowledge of capacitor banks and harmonic filter circuits, power system protection, power system measurements, and power system safety procedures. Before installing, setting up or operating the RLC Relay, the user should study the applicable sections of this manual, taking particular note of WARNINGS, CAUTIONS and NOTES included for personnel and equipment protection. Before attempting to trouble-shoot the equipment, the user should thoroughly understand the entire manual. For trouble-shooting and commissioning the following equipment is required: Digital multi-meter with clip-on current tong for measuring 1A or 5A current transformer (CT) secondaries A single phase primary or secondary injection test set.
Due to the nature of the RLC Relay, it is not recommended that the user should attempt repairs other than the removal and replacement of the drawout unit, which houses all electrical and electronic parts. Refer to Section 8 for further details. Faulty RLC Relays should be returned to STRIKE Technologies (Pty) Ltd for testing, and if necessary, for repair or replacement of faulty parts, re-calibration and re-testing.
Page 13 of 140
2 2.1
2.2
APPLICATION
The RLC Relay provides comprehensive protection for the capacitive, inductive and resistive elements of three phase medium voltage and high voltage shunt capacitor banks and harmonic filter circuits. The capacitor banks may have a single star, double star, delta or H CONFIGURATION, with internally fused, externally fused or unfused capacitor units. The RLC Relay prevents unnecessary trip-outs, only operating when absolutely necessary to protect the capacitor bank from damage due to fundamental and harmonic overcurrent and overvoltage conditions, and thereby preventing unnecessary financial losses and other detrimental consequences due to a trip out of the capacitor bank. In addition, after a system fault or equipment failure, the RLC Relay trips the associated circuit breaker timeously, to ensure maximum personnel safety, and to minimize further equipment and other consequential damage.
2.3
Page 14 of 140
Filter reactors in series with the capacitor bank cause the fundamental frequency voltage at the capacitor bank terminals to be higher than the fundamental frequency supply voltage. Also, harmonic currents flowing in the capacitor bank cause harmonic voltages superimposed on the fundamental voltage, which further increases the peak repetitive voltage applied to the capacitor bank. For each phase, the RLC Relay determines the peak repetitive capacitor voltage, vc, using advanced digital signal processing techniques, by integrating the measured line current waveform, to give a signal representing the voltage waveform applied to the capacitor bank. The peak repetitive voltage of this signal, vc, is then extracted, and compared to an adjustable low-set peak repetitive voltage withstand threshold, vc>. For calculated peak repetitive voltages above this threshold, a starter signal, vc> start, is output, and the inverse time ANSI capacitor temporary overvoltage withstand curve defines the time before the lowset peak repetitive overvoltage trip signal, vc>trip, is output. In addition, vc is compared to an adjustable high-set threshold, vc>>, with an associated adjustable definite timer, vc>>:xt, to provide a high-set trip output, vc>>trip, if the associated threshold is exceeded for the definite time set.
Page 15 of 140
NOTE
Irms reflects the instantaneous value of the Irms heating current, while Ith lags Irms depending on as set.
2.3.3 Fundamental frequency star point unbalance protection (Refer to Fig. 22)
In a double star connected capacitor bank, the failure of internal capacitor elements, and the subsequent blowing of internal capacitor element fuses or external capacitor unit fuses, is detected by sensitive monitoring of the star point unbalance current flowing between the two star points. Capacitor banks may be designed to operate for extended periods with a certain number of blown internal or external fuses. However, once a certain number of fuses have blown, the increase in voltage across the healthy elements dictates that the capacitor bank should be immediately disconnected to avoid further progressive element failures and catastrophic damage. Even though efforts may be taken to balance a double star connected capacitor bank, by optimum selection and positioning of the capacitor units making up the bank, the tolerance in capacitance is such that a natural fundamental frequency star point unbalance current flows under normal conditions. The RLC Relay measures the star point unbalance current and calculates the fundamental frequency component, Iub. This is then compensated, in magnitude and phase angle, to zero, to enable further changes, in both magnitude and phase angle, Iub, from the initial uncompensated value, to be determined. The magnitude of Iub is a measure of the change in capacitance in any leg of a double star capacitor bank arrangement, whereas the phase angle of Iub indicates the leg in which the change in capacitance has occurred. The magnitude of Iub is continuously compared to an adjustable low-set threshold, Iub>, and high-set threshold, Iub>>, each with an associated adjustable definite timer, Iub:xt and Iub>>:xt. For Iub greater than Iub>, a starter signal, Iub>start, is output. In addition, low-set and high-set trip signals, Iub>trip and Iub>>trip, are output, if the associated thresholds are exceeded for the definite times set. The advantage of star point unbalance protection is that, unlike line current unbalance, the magnitude and phase angle of Iub is not influenced by unbalanced supply voltage conditions. Therefore the sensitivity of star point unbalance current measurement can be much higher than line current unbalance measurement, without spurious tripping caused by unbalanced supply voltages. This sensitivity is often essential for adequate protection of larger capacitor banks with both internal, external and unfused capacitor arrangements. In addition, the star point unbalance protection function provided by the RLC Relay indicates
Page 16 of 140
the leg of the double star bank in which the change in capacitance has occurred. This is particularly convenient for larger capacitor banks with internally fused or unfused capacitor arrangements, to speed up the identification of faulty capacitor units.
2.3.4 Fundamental frequency H CONFIGURATION capacitor bank unbalance protection (Refer to Fig. 24)
Similarly, but in an alternative user-configurable operating mode, the RLC Relay provides fundamental frequency H CONFIGURATION capacitor bank unbalance protection only. This provides sensitive unbalance protection independently for each phase of a capacitor bank. For each phase of an H CONFIGURATION capacitor bank, the changes in magnitudes and phase angles aIub, bIub and cIub are calculated from the initial natural fundamental frequency star point unbalance currents, aIub, bIub and cIub, by digital signal processing of the three measured H CONFIGURATION unbalance currents. The magnitudes of aIub, bIub and cIub are continuously compared to adjustable lowset thresholds aIub>, bIub> and cIub>, and high-set thresholds aIub>>, bIub>> and cIub>> respectively. Each of the low-set thresholds and high-set thresholds has an associated adjustable low set and high-set definite timer, namely aIub>:xt, bIub>:xt and cIub>:xt and aIub>>:xt, bIub>>:xt and cIub>>:xt. For aIub, bIub and cIub greater than aIub>, bIub> and cIub> respectively, the corresponding starter signal, aIub>start, bIub>start and cIub>start, is output. In addition, low-set trip signals aIub>trip, bIub>trip and cIub>trip, and high-set trip signals aIub>>trip, bIub>>trip and cIub>>trip, are output, if the associated thresholds are exceeded for the definite times set. The advantage of H CONFIGURATION capacitor bank unbalance protection is that, similar to star point unbalance protection, the magnitudes and phase angles of aIub, bIub and cIub are not influenced by unbalanced supply voltage conditions. Therefore the sensitivity of H CONFIGURATION unbalance current measurement can be much higher than line current unbalance measurement, without spurious tripping caused by unbalanced supply voltages. In addition, this sensitive unbalance protection is now provided independently for each phase of the capacitor bank, thus making it possible to immediately and independently identify the phase and branch in which a change in capacitance has occurred. This is particularly convenient for larger capacitor banks with internally fused or unfused capacitor arrangements, to speed up the identification of faulty capacitor units.
2.3.5 Fundamental frequency line current unbalance protection (Refer to Fig. 23)
The monitoring of fundamental frequency line current unbalance provides a means of detecting changes in impedance resulting from failures and faults within the capacitive, inductive and resistive elements of a capacitor bank / harmonic filter circuit. These faults or failures invariably result in an unbalance in the fundamental frequency component of the line currents.
Page 17 of 140
The RLC Relay calculates the fundamental frequency line current unbalance, Ilub, from the fundamental frequency components of the three phase line currents. Ilub is continuously compared with two adjustable thresholds, Ilub> and Ilub>>, each with an associated adjustable definite timer, Ilub>:xt and Ilub>>:xt. For Ilub greater than Ilub>, a starter signal, Ilub>start, is output. In addition, low-set and high-set trip signals, Ilub>trip and Ilub>>trip, are output if the associated thresholds are exceeded for the definite times set. The sensitivity of line current unbalance protection is limited by the effect of supply voltage unbalance on the line currents. Nevertheless, line current unbalance protection is useful as back-up protection to star point unbalance protection, as well as for early detection of filter resistor and reactor faults, and for early detection of capacitor element failures in smaller capacitor banks, in single star or delta connected arrangements, where star point unbalance protection is not provided.
2.3.7 Fundamental frequency overvoltage and overcurrent protection (Refer to Fig. 21)
For each phase, the RLC Relay calculates the fundamental frequency component, I1, of the line current. I1 is continuously compared with two adjustable thresholds, I1> and I1>>, each with an associated adjustable definite timer, I1>:xt and I1>>:xt. For I1 greater than I1>, a starter signal, I1>start, is output. In addition, low-set and high-set trip signals, I1>trip and I1>>trip, are output if the associated thresholds are exceeded for the definite times set. In the absence of any equipment failures or system faults, the fundamental frequency line currents flowing in a shunt connected capacitor bank / harmonic filter circuit is proportional to the fundamental frequency supply voltage. The low-set fundamental frequency overcurrent threshold is typically set a little higher than the current that would flow at the maximum system voltage, e.g. at say 107,5% of nominal, with a fairly long definite time setting of, say 300 seconds. This protects the capacitor bank/harmonic filter circuit from an abnormally high supply voltage, in excess of the declared maximum system voltage. A fundamental frequency line current much higher than that which would normally flow at the maximum system voltage, indicates a catastrophic phase-to-phase, three phase or phase-to-earth fault, or major equipment failure, requiring immediate disconnection of the capacitor bank / harmonic filter circuit. Therefore the high-set fundamental frequency overcurrent threshold is typically set at, say 150% of nominal, with a definite time delay setting of zero (no intentional delay).
Page 18 of 140
Page 19 of 140
Page 20 of 140
2.7
Page 21 of 140
Page 22 of 140
2.11 Keypad
A five-button keypad is provided on the front panel of the RLC Relay for the following purposes: Interactive configuration of the protection relay Acknowledgement and resetting of trip conditions Hardware diagnostic testing
Page 23 of 140
or a remote reset signal from a normally open reset push button, to acknowledge a trip condition and / or reset any latched trip relays after a fault trip. Refer to Appendix 3 and Section 4.6.2 for further details.
Page 24 of 140
Other functions, such as remote acknowledgement/resetting of trip conditions and compensation of residual unbalances.
Page 25 of 140
NOTE Not all the RLC Relay types may be in production or available at short notice. Please contact STRIKE Technologies (Pty) Ltd for further details and to obtain a confirmed delivery date.
Page 26 of 140
Page 27 of 140
3 3.1
3.2
3.3
CAUTION The RLC Relay incorporates static sensitive devices. However the electronic circuits are well protected by the fixed metal case. Therefore do not withdraw the draw-out chassis unnecessarily. Refer to Section 6.2 for further details on handling of the draw-out chassis when removed from the fixed case.
Page 28 of 140
3.4
TERMINALS
A terminal block, with 28 recessed terminals, are provided on the fixed case. Standard M4 screw terminals, or fast-on connectors, can be used on the terminal block for connections to the protection relay. Removing the draw-out chassis from the fixed case automatically short circuits the current transformer field terminals, before breaking contact with the draw-out chassis, and ensures that the current transformer circuits are not open circuited during and after removal. Refer to Fig. 2 and Fig. 4 for details of the terminal layout and terminal connection diagram.
WARNING Extremely hazardous high voltages can appear across the CT secondaries if the CT secondary current is open circuited. Therefore carefully ensure that the selection links are properly in place for each measuring element before re-inserting the drawout chassis into the fixed case, otherwise the CT circuits will be open circuited as the draw-out chassis is inserted.
CAUTION Be absolutely sure that the rated currents selected for each element correspond to the CT secondary rated current.
Page 29 of 140
NOTE After changing the rated current selection terminals for one or more elements, be sure to change the rating plate details of the RLC Relay to reflect the changed nominal rated current, In, for the affected elements.
WARNING Be absolutely sure that the contact forms selected for the output relay contacts are correct for the application, and that the links are properly in place for each output relay contact before re-inserting the draw-out chassis into the fixed case, otherwise the desired protection may not be provided. Confirm that the contact forms selected are correct by performing the diagnostic test function.
Page 30 of 140
4 4.1
4.2
4.3
Page 31 of 140
If the RLC Relay password code has not been changed from the default code (000000), then the user will now have access to the main menu, and the first of the main menu functions will be displayed. However if the user has changed the default password code to any number other than 000000, then at this point the following screen will be displayed:
Type Password 000000 Pressing the or key moves the cursor to the left or right. Pressing the or key increments or decrements the digit at the cursor. Therefore using the , , , keys, the correct password code can be entered by the user. Once the correct password has been entered, press the red ACCEPT key to return to the main menu.
NOTE Only the correct password code will allow access to the settable parameters in the sub menus.
Page 32 of 140
Pressing the or key will scroll through the other main menu functions as shown: MAIN MENU FUNCTION KEYPAD OPERATION Press or key
Press or key
Press or key
Press or key
Press or key
Press or key
Press or key
Page 33 of 140
4.4
4.5
REVERTING BACK FROM THE MAIN MENU FUNCTIONS TO THE DEFAULT NORMAL OPERATION SCREEN DISPLAY
When any one of the main menu function screen displays is being shown (refer to Section 4.3) the user can revert back to the default normal operation screen display by pressing the and keys simultaneously.
4.6
Page 34 of 140
Press or key
Press or key
Press or key
Press or key
Press or key
Press or key
Press or key
To execute any of the above sub-menu functions, select the desired sub-menu function using the or key, and then execute using the key. After accessing any of the parameter set-up functions and making any element setting, other setting or compensation of the unbalance currents, press the red ACCEPT key to revert back to the main menu. The user will be presented with 3 choices: Resume Save Cancel
Page 35 of 140
If Resume is selected, then pressing the red ACCEPT key will return the relay to the set-up mode, to allow the user to further modify the set-up parameters. If Save is selected, then pressing the red ACCEPT key will save the new settings and change the old settings to the new settings, and return to the main menu. If Cancel is selected, then pressing the red ACCEPT key will abort and return to the main menu without saving the new settings or changing the old settings to the new settings (ie. the new settings will be discarded).
NOTE It should be noted that while the RLC Relay is in the set-up mode, all the protective functions are still active and thus full protection is still provided, using the previously saved set-up parameters.
Page 36 of 140
The four OTHER setting variables are: The functionality of the digital input to the RLC Relay. This can be either Disabled if the digital input is not being used, or set as a Breaker on, Bon, signal or as a RemoteReset. The breaker fail timer, Bfail1 can be set from 0.05 to 2 seconds to provide breaker fail protection if a trip has occurred and the fault condition has not been removed within the Bfail1 timer setting. The breaker fail timer, Bfail2 can be set from 0.05 to 2 seconds to provide breaker fail protection. If the digital input is used to detect the open/close status of a breaker and the input shows the breaker is open and the I1 current has not fallen below 10% of In trip signal will be generated. The breaker enable timer, Bena:xt, can be set from 0 to 600 seconds to provide capacitor bank re-switching protection when the digital input is set as a Breaker on, Bon, signal. This function may be disabled if desired.
When the OTHER variables have been set as desired, press the red ACCEPT button to revert back to the PARAMETER SETUP sub-menu.
comp. 0%
vector 0.0
Page 37 of 140
When the unbalance circuit is compensated the compensation vector is typically shown as:
comp. 2%
vector 32.3
After compensation, the compensation vector has the same magnitude as the initial measured fundamental frequency unbalance current at the instant of compensation, but has the opposite polarity (i.e. is 180 out of phase). Pressing the key then displays the calculated unbalance current either in absolute terms, (if uncompensated) or in relative terms, Iub, if compensated. Iub 2% 112.3 Compensate? No Pressing the or key toggles between No and Yes. When No is selected, pressing the red ACCEPT key again, reverts back to the PARAMETER SETUP sub-menu. If Yes is selected, pressing the red ACCEPT key again, executes the COMPENSATION function. Immediately after compensation Iub will always be the null vector. However, after compensation any subsequent change in capacitance will cause Iub to assume a non-zero magnitude and some phase angle ranging from 0 to 360. The magnitude of Iub is a measure of the change in capacitance in any leg of the double star or H CONFIGURATION capacitor bank arrangement. The phase angle of Iub indicates he leg in which the change in capacitance has occurred. (Refer to Fig. 17 to Fig. 20). Pressing the key again displays Uncompensate No Pressing the or key toggles between No and Yes.
Page 38 of 140
When No is selected, pressing the red ACCEPT key again reverts back to the PARAMETER SETUP sub-menu. If Yes is selected, pressing the red ACCEPT key again, executes the UNCOMPENSATE function and reverts to the previous Compensate? display.
4.7
Example: Relay : I1>>trip #12345 11000 The I1>>trip software output signal is directed to operate relay #1 and #2
Example: Energise To trip #12345 11000 Output relay #1 and #2 energize to trip and relays #3 to #5 de-energize to trip
whether output relays #1 to #5 latch on tripping (Select 1), or are self-resetting (Select 0).
Example : Latch On trip #12345 11000 Output relay #1 and #2 latch on tripping, and relays #3 to #5 are self-resetting
Page 39 of 140
after setting all of the output relay options, pressing the key displays the relay checksums, calculated for the particular output relay settings selected for relays #1 to #5.
For each possible configuration of output relay #1, #2, #3, #4, and #5 a unique 6 digit hexadecimal check sum is calculated by the RLC Relay as shown in Appendix 8 and Appendix 9. By comparing the check-sums calculated by the RLC Relay, with the correct checksums calculated by the user for the desired output relay configuration, the user can confirm that the relay has been configured correctly. After configuring the output relays and viewing the check-sums to verify that they have been configured correctly, press the red ACCEPT key to revert back to the main menu. The user will be presented with 3 choices: Resume Save Cancel
Press the or key to select one of the above. If Resume is selected, then pressing the red ACCEPT key will return the relay to the set-up mode, to allow the user to further modify the set-up parameters. If Save is selected, then pressing the red ACCEPT key will save the new settings and change the old settings to the new settings, and return to the main menu. If Cancel is selected, then pressing the red ACCEPT key will abort and return to the main menu without saving the new settings or changing the old settings to the new settings (ie. the new settings will be discarded).
NOTE It should be noted that while the RLC Relay is in the set-up mode, all the protective functions are still active and thus full protection is still provided, using the previously saved set-up parameters.
Page 40 of 140
4.8
Any errors detected will cause the RLC Relay to suspend protective functions, de-energize the self-supervision relay and display an error message as detailed in Appendix 7. In addition, during commissioning, while in normal service, or in the test laboratory, a series of diagnostic tests may be performed by the user. These tests enable the user to check: The serial number The software version The production pre-test status The LCD screen The LEDs The digital input The output relays
It is deemed unnecessary to do a specific test of the RLC Relay keypad, because the operation of the keypad is implicitly checked by the user in performing this series of diagnostic tests. All protective functions are fully operational while performing the above series of diagnostic tests, except during the testing of the output relays.
NOTE Also, testing of the output relays while the RLC Relay is in normal service, with the associated circuit breaker energized, may cause the breaker to trip. This is because the output relays sequentially energize for 1 second during the output relay test.
Therefore, before performing the output relay test, the user is given the option to skip this test.
Page 41 of 140
From the main menu, select the Run DIAGNOSTIC TEST sequence using the or keys (Refer to Section 4.3) then execute this function by pressing the key (Refer to Section 4.4) Pressing the or key now scrolls through various diagnostic test screens as follows: Serial Number 97120045 Press the key
This screen enables the user to verify that the serial number embedded in the RLC Relay corresponds with that engraved on the fascia plate Press the key
The first 3 digits indicate the software version number. The next 3 digits refer to changes made, to either the User Interface, the Protection software module, or the DSP code. Press the key
This screen shows the results of a series of factory tests by STRIKE Technologies (Pty) Ltd prior to dispatch. The pre-test results are stored in EEPROM in the RLC Relay. If the above screen displays anything other than that shown above, this indicates a fault condition, and the RLC Relay should be returned at once to STRIKE. Technologies (Pty) Ltd.
gggggggggggggggg gggggggggggggggg
This screen causes every pixel of the LCD display to operate, allowing the user to identify any faulty lines or segments on the LCD screen.
Page 42 of 140
This screen enables the user to check that the LED indicators work by checking that they flash during this diagnostic test. Press the key
This screen enables the user to check that the digital input is functional. When a voltage within the range 24 250 V ac/dc is applied to the digital input terminals, the above display should change from OFF to ON. Press the , , , key
WARNING Performing the diagnostic test on the output relays, while the associated circuit breaker is energized may cause the circuit breaker to trip, with consequent system disruption. Therefore the greatest care should be exercised when performing this function under live conditions.
If the user wishes to skip the output relay test, simply press the or key to move back or forward through the other diagnostic tests. If the user wishes to perform the output relay tests, press the or key to toggle the No to Yes, then press the red ACCEPT key. A screen as shown below will be displayed:
Test Relay #1 No Press the or key to select the desired relay to test (relays #1 to #5).
Page 43 of 140
Then press the or key to toggle the No to Yes. Then press the red ACCEPT key. The selected output relay will then energize for 1 second. Press the or key to select the next relay to test. Repeat as above until all the relays have been tested. Then press the or key until the following screen is displayed: Return to MENU No Press the or key to toggle the No to Yes. Then press the red ACCEPT key. The first screen in the DIAGNOSTIC TEST MENU is now displayed again. Press the red ACCEPT key again to revert back to the main menu.
Page 44 of 140
Then press the red ACCEPT key to revert back and enable the user to select another TRIP HISTORY. When all the desired TRIP HISTORY lists have been viewed, press the red ACCEPT key to revert back to the main menu.
Press the or key to select one of the above. If Resume is selected, then pressing the red ACCEPT key will return the relay to the set-up mode, to allow the user to further modify the set-up parameters. If Save is selected, then pressing the red ACCEPT key will save the new settings and change the old settings to the new settings, and return to the main menu. If Cancel is selected, then pressing the red ACCEPT key will abort and return to the main menu without saving the new settings or changing the old settings to the new settings (ie. the new settings will be discarded).
NOTE It should be noted that while the RLC Relay is in the set-up mode, all the protective functions are still active and thus full protection is still provided, using the previously saved set-up parameters.
Page 45 of 140
Old Password 000000 Press the or key to move the cursor, and press the or key to increment or decrement the selected digit. In this way the Old Password code is entered. When the correct Password code is displayed, press the red ACCEPT key to confirm. The following screen will be displayed:
In a similar manner to that detailed above, set a New Password code. When the desired New Password code is displayed, press the red ACCEPT key to accept the New Password code. If an incorrect password is entered, pressing the red ACCEPT key will revert back to the main menu. The user now has the option to repeat this function.
Page 46 of 140
Press the or key to select one of the above. If Resume is selected, then pressing the red ACCEPT key will return the relay to the set-up mode, to allow the user to further modify the set-up parameters. If Save is selected, then pressing the red ACCEPT key will save the new settings and change the old settings to the new settings, and return to the main menu. If Cancel is selected, then pressing the red ACCEPT key will abort and return to the main menu without saving the new settings or changing the old settings to the new settings (ie. the new settings will be discarded).
NOTE It should be noted that while the RLC Relay is in the set-up mode, all the protective functions are still active and thus full protection is still provided, using the previously saved set-up parameters.
CAUTION Never change the mode of the RLC Relay while the relay is in service protecting a capacitor bank or filter circuit.
Page 47 of 140
All protective functions would be compromised and operation of the RLC Relay would be undefined for that particular installation because the default settings of the new mode could be irrelevant. The associated circuit breaker could trip which could cause severe system disruption. From the main menu, select Access MODE SETUP selector using the or key (Refer to Section 4.3) Then execute this function by pressing the key (Refer to Section 4.4). Then press the or key to select the desired mode. Then press the red ACCEPT key to confirm the selected mode. The user will be presented with 3 choices: Resume Save Cancel
Press the or key to select one of the above. If Resume is selected, then pressing the red ACCEPT key will return the relay to the set-up mode, to allow the user to further modify the set-up parameters. If Save is selected, then pressing the red ACCEPT key will save the new settings and change the old settings to the new settings, and return to the main menu. If Cancel is selected, then pressing the red ACCEPT key will abort and return to the main menu without saving the new settings or changing the old settings to the new settings (ie. the new settings will be discarded).
NOTE It should be noted that while the RLC Relay is in the set-up mode, all the protective functions are still active and thus full protection is still provided, using the previously saved set-up parameters.
Page 48 of 140
5 5.1
5.2
80%
vc 83%
The other LCD screen displays during normal operation may be accessed by pressing the , , , keys. This will scroll through the various other normal operation screen displays enabling the user to view the instantaneous values of the various measured and calculated parameters of the RLC Relay. If, after accessing any normal operation screen display, the , , , keys have not been pressed for a period of about 1 minute, the back lightning will switch off. The existing display becomes the Power-up default display. The various normal operation screen displays depend on the mode configured for the RLC Relay (i.e. Normal Mode or H CONFIGURATION MODE) and are shown hereafter:
Page 49 of 140
vc 83%
I1 69%
Ith 64%
Irms 71%
Star point unbalance current and phase angle, Iub Press or key
Page 50 of 140
Earth fault 0%
Io
Line unbalance 1%
The phase peak maximum of the a, b & c repetitive capacitor overvoltage, vc, together with the associated low-set threshold. Press or key
vc max vc>vcr
83% 90%
The phase peak maximum of the a, b & c fundamental frequency line currents, I1, together with the associated low-set threshold. Press or key
I1 max I1>/In
71% 0.80
The phase peak maximum of the a, b & c thermal response line currents, Ith, together with the associated low-set threshold. Press or key
68% 70%
The star point unbalance current, Iub together with the associated low-set threshold. Press or key
Iub Iub>/In
1% 0.20
Page 51 of 140
The earth fault current, Io, together with the associated low-set threshold. Press or key
Io Io>/In
0% 0.10
The line unbalance current, Ilub, together with the associated low-set threshold. Press or key
Ilub Ilub>/In
1% 0.05
aIub 1%
bIub 2%
cIub 1%
Unbalance 1%
aIub 0.0
Unbalance 2%
bIub 300.2
Unbalance 1%
cIub 60.4
Page 52 of 140
a Phase unbalance current, aIub, together with the associated low-set threshold. Press or key
aIub aIub>/In
1% 0.20
b Phase unbalance current, bIub, together with the associated low-set threshold. Press or key
bIub bIub>/In
2% 0.20
c Phase unbalance current, cIub, together with the associated low-set threshold. Press or key
cIub cIub>/In
1% 0.20
5.3
5.4
Page 53 of 140
5.5
THE LCD POST-TRIP FAULT ANNUNCIATION and TRIP HISTORY SCREEN DISPLAYS
POST-TRIP FAULT ANNUNCIATION SCREEN DISPLAYS The post-trip annunciation data for each trip event comprises up to 14 post-trip fault annunciation screens (for Normal Mode operation) or up to 6 post-trip fault annunciation screens (for H CONFIGURATION MODE operation). The set of post trip annunciation data for each trip event indicates which software trip signals were output during the trip event. The magnitude of parameter causing the corresponding software trip signal is recorded at the instant of output, as well as the time taken from the moment the relevant trip threshold was exceeded, until the software signal was output. In addition, in the case of the star-point or H CONFIGURATION MODE trip signals, the relevant phase angle of the unbalance current is recorded, to indicate in which leg of the capacitor bank, capacitor failure has occurred (Refer to Fig. 11 and 12). After a trip event, the first-up of the post-trip fault annunciation screens of the event is displayed on the LCD screen. Under normal circumstances, after a trip condition, an operator would investigate the trip condition, inspect the relevant RLC Relay, note and record the post trip annunciation screen display, and then acknowledge (i.e. reset) the relay post trip fault annunciation, by pressing the red ACCEPT key. At this point, the other trip conditions that may have occurred after the first-up trip condition, will be displayed. Again the user can acknowledge (i.e. reset) this indication, by pressing the red ACCEPT key. After all the post trip fault annunciation screens have been acknowledged, then the normal operation screen is displayed again. After investigating and rectifying the fault condition, the operator would normally only then re-energize the tripped circuit breaker, after which the normal operation screen would be displayed. If, however, the tripped circuit breaker is re-energized before the post trip fault annunciation screens have been acknowledged, then the post trip annunciation screens will continue to be displayed until they are acknowledged, as previously detailed, after which the normal operation screen, will be displayed. If a further fault condition were to occur, causing the circuit breaker to trip again, before the previous post trip fault annunciation screens have been acknowledged, then the previous fault trip annunciation data is replaced with the latest fault trip annunciation data.
Page 54 of 140
NOTE It is only possible to acknowledge a trip once the fault has been cleared, otherwise you will only be able to scroll through the post trip data.
TRIP HISTORY SCREEN DISPLAYS When the fault has been cleared after a trip event, a set of post-trip annunciation data is recorded in the TRIP HISTORY list. The TRIP HISTORY list records the post-trip annunciation data for the last 5 trip events, with No. 1 being the most recent. The complete TRIP HISTORY LIST comprising the post-trip annunciation data for the last 5 trip events can be accessed by the user with the RLC Relay in normal operation (Refer to Section 5.10). TYPICAL POST-TRIP FAULT ANNUNCIATION AND TRIP HISTORY DISPLAYS FOR NORMAL MODE
vc>trip
105% 1312s
Iub>trip 60.2
20% 10s
vc>>trip
542% 0.05s
Iub>>trip 60.2
40% 1s
I1>trip
110% 600s
Io>trip
11% 1s
I1>>trip
422% 0.05s
Io>>trip
82% 0.02s
Page 55 of 140
Ith>trip
125% 1810s
Ilub>>trip
5% 0.02s
Bfail
10% 0.10s
Ilub>>trip
8% 10s
TYPICAL POST-TRIP FAULT ANNUNCIATION AND TRIP HISTORY DISPLAYS FOR H CONFIGURATION MODE
aIub> 60.1
25% 10s
aIub>> 60.4
25% 1s
bIub> 120.0
24% 10s
bIub>> 121.0
40% 1s
cIub> 240.0
27% 10s
Page 56 of 140
6 6.1
INSTALLATION INTRODUCTION
This section provides details regarding unpacking, storage, handling, mounting, wiring and noise isolation of RLC Relays.
6.2
Further information on safe working procedures for electronic equipment can be found in the relevant national and international standards.
Page 57 of 140
6.3
MOUNTING
The RLC Relay can be mounted anywhere that meets the environmental specifications as detailed in Appendix 2, and in particular it should be mounted indoors, in a clean, dry atmosphere, out of direct sunlight, and free from excessive dust and vibration. Refer to Fig.3 for details of outline dimensions, cutout details and mounting holes.
CAUTION Heat producing devices must be located at sufficient distances to ensure that the maximum operating temperature of the RLC Relay is not exceeded. The RLC Relay is normally used as a flush mounted or 19 inch rack mounted instrument, for fitting on or within switchgear or relay panels. The relay should be mounted at a convenient height above floor level to facilitate optimum visibility and operator interaction.
CAUTION The mounting holes of the fixed metal casing of RLC Relay are accessible without removing the front cover and/or the draw-out module. Therefore it is strongly recommended that the draw-out module should remain protected by the fixed metal case during mounting and assembly of a RLC Relay into a panel or 19 inch rack (Refer to Section 6.2).
6.4
WIRING
All current transformer, auxiliary voltage, output relay and input signal wiring connects to a terminal block with 28 recessed terminals on the rear of the fixed casing. Standard screw terminals or fast-on connectors can be used on the terminal block for the external connections to the protection relay. Refer to Fig. 4 for a terminal and connection diagram showing terminal numbers.
Page 58 of 140
NOTE The auxiliary power supply is not polarity sensitive and can accept ac or dc input voltages.
CAUTION Check carefully, before energizing, that the auxiliary voltage is correct, and falls within the range indicated on the RLC Relay.
Refer to Fig. 9 to Fig. 16 for typical application drawings. Refer also to the connection diagram of Fig. 4.
WARNING Ensure that the auxiliary supply to the RLC Relay is adequately protected by means of fuses or miniature circuit breakers to suit the fault level and wire size used. High rupturing capacity fuses (2A) are recommended.
CAUTION One side of each CT circuit should be earthed, and multiple earth connections and earth loops should be avoided.
Page 59 of 140
CAUTION Check carefully, before applying current transformer inputs, that the current transformer rated currents are correct and correspond with the nominal rated currents of the relevant measuring elements. Refer to Section 3.5 for details on how to configure the nominal rated current of an element for 1A or 5A.
Refer to Appendix 3 for the acceptable current range, the short-time overcurrent, and the VA burden of the measuring elements.
WARNING Extremely hazardous voltages can appear across the CT secondaries if the CT secondary current is open circuited. Do not attempt to connect, disconnect, service or insert other devices in the CT secondary current loops without positively switching off the primary circuit, and thus ensuring that the secondary current is zero.
The draw-out module of a RLC Relay may be safely withdrawn on-load, because withdrawing the draw-out module automatically short circuits the current transformer terminals, and prevents the possibility of CT open circuits during the process.
CAUTION Check carefully before applying voltage to the output relay contacts that the loads and voltages to be applied are within the ratings of the relay contacts. Refer to Appendix 3 for the continuous thermal rating, the short time current rating, the making capacity, the breaking capacity, the maximum switching voltage and the maximum switching current of the output relays.
Page 60 of 140
WARNING Ensure that the voltages applied to the output relay contacts are adequately protected by means of fuses or miniature circuit breakers to suit the fault-level, wire size and contact rating.
CAUTION Check carefully before applying voltage to the blocking input terminals that the voltage applied is correct and falls within the range detailed in Appendix 3.
WARNING Ensure that the voltage applied to the blocking input is adequately protected by means of fuses or miniature circuit breakers to suit the fault level and wire size used. High rupturing capacity fuses (2A) are recommended.
CAUTION In order for the RLC Relay not to be adversely affected by surges, transients and other electrical and electro-magnetic noise, it is essential that the relay is properly earthed as detailed above.
Page 61 of 140
WARNING For personnel safety it is essential that the RLC Relay is properly earthed as detailed above.
Page 62 of 140
7 7.1
STEP-BY-STEP INSTRUCTIONS FOR INSTALLING, CONFIGURING, TESTING AND PUTTING INTO SERVICE INTRODUCTION
This section provides step-by-step instructions for installing, configuration, testing and putting into service the RLC Relay. Please refer to the relevant sections of this manual for further details.
7.2
STEP-BY-STEP INSTRUCTIONS
1. Unpack the relay, and check for obvious damage. Check that the type supplied corresponds with that ordered, especially in respect of auxiliary voltage. If the nominal rated current of any measuring element is to be changed from the default value of 5A to 1A to suit the application, remove the front cover of the relay, withdraw the draw-out module and reconfigure the appropriate elements. Ensure that the rating plate details of the RLC Relay reflect the nominal rated currents of each element. 3. If the contact form (normally open or normally closed) of any of output relays #1, #2, #3, #4, #5 or #6 is to be changed from the default settings of normally open to normally closed, withdraw the draw-out module and reconfigure the appropriate contacts. Insert the draw-out module back into the fixed casing and affix the front cover of the relay. Mount the RLC Relay within a cut-out on the switchgear or relay panel, or within an appropriate 19 inch rack. Ensure that the fixed housing is securely screwed to the panel or 19 inch rack, using the mounting holes on the fixed housing. These are accessible from the front without removing the front cover of the relay. 6. 7. Wire the auxiliary power supply to the relay, (Do not apply voltage yet). Wire the current transformer circuits to the relay. (Do not apply current to the inputs yet.) Wire the appropriate output relay circuits to suit the application. (Do not apply voltage yet.) If applicable, wire the digital input circuits. (Do not apply voltage yet.)
2.
4.
5.
8.
9.
Page 63 of 140
10.
Measure the auxiliary power supply voltage, the voltages for the output relays and the voltage for the digital input. Confirm that these voltages are correct and within the acceptable range in accordance with the RLC Relay specifications. Only then apply these voltages to the RLC Relay. Measure the voltages at the terminals of the RLC Relay to confirm that the voltages at the relay terminals are correct. Check that with auxiliary power applied, the self-supervision relay #6 is energized and that its contacts are in the correct state.
11.
Check that the LCD screen of the RLC Relay is displaying the normal operation screen display, that the green POWER ON / HEALTHY LED is ON, and that the red ALARM and TRIP LEDs are off. Access the main menu. If the RLC Relay is to be used in the H CONFIGURATION MODE access the MODE SELECTION function and select this mode (the default mode on delivery is the NORMAL MODE). If the RLC Relay is to be configured for NORMAL mode: Configure the parameter settings for elements 1,2 and 3 to suit the application. Configure the parameter settings for element 4, to suit the application. Configure the parameter settings for element 5 to suit the application. Configure the OTHER settings to suit the application. ALTERNATIVELY If the RLC Relay is to be configured for the H CONFIGURATION MODE. Configure the parameter settings for elements 2, 3 and 4 to suit the application.
12. 13.
14.
Save the parameter settings configured. From the main menu, access the OUTPUT RELAY SETUP function. Configure the functionality of output relays #1, #2, #3, #4, and #5 to suit the application. Check that the output relay check-sums are correct for the desired output relay configuration.
18.
Page 64 of 140
19.
20.
From the main menu, access the DIAGNOSTIC TEST sequence, and execute the diagnostic test. Confirm that all diagnostic tests produce satisfactory results. From the main menu, access the SERIAL PORT options, and select the appropriate baud rate for the serial port. Save the baud rate setting. Revert back to the normal running screen displays. Perform primary or secondary injection tests, to inject current into the secondary circuits and the RLC Relay current input terminals. Confirm that the normal running parameters displayed are correct, and that the protective functions are operational. Perform any other relevant commissioning checks and tests. Once any other commissioning tests associated with the complete installation are completed, and the associated circuit breaker is energized, check that the parameters displayed on the normal running screen are sensible and correct. Compensate the unbalance currents. Document all the commissioning tests and the RLC Relay settings carefully by filling in the Commissioning Test Record of Appendix 5.
21.
25.
26. 27.
Page 65 of 140
28.
Whilst a RLC Relay is in service, the following functions may be performed on line: The normal operation screen displays may be accessed. The main menu may be accessed. The parameter set up menu may be accessed and any setting variables viewed or modified. The unbalance currents may be uncompensated or re-compensated. The output relay menu may be accessed and the configuration of any output relay may be viewed or modified. The diagnostic test sequence may be run. The trip history list may be browsed. The password set-up menu may be accessed in order to modify the password code.
CAUTION Performing any changes to element variable or other settings, changes to output relay configurations, or running the diagnostic test sequence to test the output relays, may cause the associated circuit breaker to trip. This could cause serious system disruption. Therefore the greatest care should be exercised when performing these functions on-line, and the user should have a thorough knowledge of this entire manual as well as the particular application and system. Never change the mode of the RLC Relay while the relay is in service protecting a capacitor bank or filter circuit. All protective functions would be compromised and operation of the RLC Relay would be undefined for that particular installation because the default settings of the new mode could be irrelevant. The associated circuit breaker could trip which could cause severe system disruption.
Page 66 of 140
TROUBLE SHOOTING
Before attempting to trouble-shoot the equipment, the user should thoroughly understand this entire manual, and should have a prior knowledge of power system protection, power system measurements, and power system safety procedures. The user should study carefully the applicable sections of this manual, taking particular note of WARNINGS, CAUTIONS and NOTES included for personnel and equipment protection. For trouble-shooting and commissioning, the following equipment is required: Digital multimeter with clip-on current tong for measuring 1A or 5A current transformer secondaries. A single phase primary or secondary injection test set to enable injection of the CT nominal rated secondary currents into the RLC Relay measuring elements.
Due to the nature of the RLC Relay, it is not recommended that the user should attempt repairs other than the removal and replacement of the draw-out unit which houses all electrical and electronic parts. If erroneous, inconsistent or nonsensical data is displayed on the RLC Relay, or if erratic faulty operation is experienced by the user, check the various points listed on the Fault Report Check List of Appendix 6. If the user has performed all the above checks, and is satisfied that no external or setting-up problems exist which are causing the problems experienced, then return the RLC Relay to STRIKE Technologies (Pty) Ltd together with the Fault Report of Appendix 6, documenting the results of the Fault Report Check List, the details of the problem experienced, the RLC Relay front plate details, configuration set-up details, installation details, etc. The user may elect to withdraw the draw-out unit from the fixed case and send this to STRIKE Technologies (Pty) Ltd for checking, repair, testing and calibration. In this case attention should be paid to the handling requirements, as detailed in Section 6.2.
Page 67 of 140
Page 68 of 140
Page 69 of 140
Page 70 of 140
Page 71 of 140
Page 72 of 140
C I S N A
U N I O P E V R
T S
5 . 2
5 . 1
/ > c V
5 . 1 = : r c v
v / > c V
9 0 5 2 . 1 = : r c v
1 0 1
0 0 1
m i1 T ) s ( e 0 1
2 0 1
3 0 1 / > c V
8 . 0 = : r c v
2 .5
vc/vcr (p u )
Page 73 of 140
Page 74 of 140
FIGURE 8: THERMAL OVERLOAD VS TRIP TIME CURVE FOR VARIOUS PRIOR THERMAL LOADING CONDITIONS
2.5 (seconds)
=1
Trip times for
1.5
0.5
0 1 1.5 2 2.5 3
0,70 . Ith> 0,80 . Ith> 0,85 . Ith> 0,90 . Ith> 0,95 . Ith>
3.5
Page 75 of 140
FIGURE 9: APPLICATION EXAMPLE 1 - PROTECTION OF A SINGLE STAR OR DELTA CONNECTED CAPACITOR BANK, WITH SERIES DAMPING OR FILTER REACTORS
Page 76 of 140
FIGURE 10: APPLICATION EXAMPLE 2 - PROTECTION OF A DOUBLE STAR CONNECTED CAPACITOR BANK, WITH SERIES DAMPING OR FILTER REACTORS
Page 77 of 140
FIGURE 11: APPLICATION EXAMPLE 3: PROTECTION OF AN H CONFIGURATION SINGLE STAR CONNECTED CAPACITOR BANK, WITH SERIES DAMPING OR FILTER REACTORS
Page 78 of 140
FIGURE 12: APPLICATION EXAMPLE 4 - PROTECTION OF A HIGH PASS FILTER CIRCUIT WITH A DOUBLE STAR CONNECTED CAPACITOR BANK
Page 79 of 140
FIGURE 13: APPLICATION EXAMPLE 5 - PROTECTION OF A C TYPE HARMONIC FILTER CIRCUIT WITH A DOUBLE STAR CONNECTED MAIN CAPACITOR BANK, A FUNDAMENTAL FREQUENCY TUNING SUBSIDIARY CAPACITOR BANK, FILTER REACTORS AND FILTER RESISTORS
Page 80 of 140
FIGURE 14: APPLICATION EXAMPLE 6 - PROTECTION OF A C TYPE HARMONIC FILTER CIRCUIT WITH AN H CONFIGURATION MAIN CAPACITOR BANK, A FUNDAMENTAL FREQUENCY TUNING SUBSIDIARY CAPACITOR BANK, AND STAR CONNECTED FILTER REACTORS AND RESISTORS
Page 81 of 140
FIGURE 15: TYPICAL CONNECTION DIAGRAM FOR THE PROTECTION OF A SERIES TUNED HARMONIC FILTER CIRCUIT WITH A DOUBLE STAR
Page 82 of 140
FIGURE 16: TYPICAL CONNECTION DIAGRAM FOR THE PROTECTION OF AN H CONFIGURATION MODE CAPACITOR BANK WITH DAMPING REACTORS
Page 83 of 140
FIGURE 17: ELEMENT FAILURE ON INTERNALLY OR EXTERNALLY FUSED CAPACITOR UNITS (DOUBLE STAR)
Page 84 of 140
Page 85 of 140
FIGURE 19: ELEMENT FAILURE ON INTERNALLY OR EXTERNALLY FUSED CAPACITOR UNITS (H CONFIGURATION)
Page 86 of 140
Page 87 of 140
Page 88 of 140
Page 89 of 140
Page 90 of 140
Page 91 of 140
FIGURE 25: EFFECT OF PEAK REPETITIVE OVER VOLTAGE RESET TIMER, vc>reset:xt, DURING INTERMITTANT PEAK REPETITIVE OVER VOLTAGES
Page 92 of 140
Page 93 of 140
Page 94 of 140
DEFINITION
Element 1 Element 2 Element 3 Element 4 Element 5 The capacitor rated current. The current transformer nominal primary current. The capacitor rated current per unit of current transformer nominal primary current. The calculated capacitor peak repetitive voltage. The capacitor rated peak repetitive voltage. The calculated capacitor peak repetitive voltage per unit of capacitor rated peak repetitive voltage. The capacitor continuous peak repetitive withstand ability threshold. The capacitor continuous peak repetitive withstand ability threshold per unit of capacitor rated peak repetitive voltage. Reset timer for overvoltage vc>/vcr timer The capacitor peak repetitive highset overvoltage threshold. The capacitor peak repetitive highset overvoltage threshold per unit of capacitor rated peak repetitive voltage. The time multiplier for the definite timer associated with the capacitor highset overvoltage threshold. A software output signal indicating that the calculated capacitor peak repetitive voltage has exceeded the capacitor continuous peak repetitive voltage withstand ability threshold, and that the associated inverse timer is timing out.
vc vcr vc/vcr
vc> vc>/vcr
vc>>:xt
vc>start
Page 95 of 140
vc>trip
A software output signal indicating that the inverse timer associated with the capacitor continuous peak repetitive voltage withstand ability threshold has timed out. A software output signal indicating that the definite timer associated with the capacitor peak repetitive highset overvoltage threshold has timed out. The calculated rms heating current. The rms heating current per unit of current transformer nominal primary current. The heating / cooling time constant for the calculation of the thermal response to the rms heating current. The calculated thermal current response to the rms heating current. The thermal response to the rms heating current per unit of current transformer nominal primary current. The thermal response overcurrent threshold. The thermal response overcurrent threshold per unit of current transformer nominal primary current. A software output signal indicating that the calculated rms heating current has exceeded the thermal response overcurrent threshold, and that in due course the calculated thermal response will exceed the thermal response overcurrent threshold. A software output signal indicating that the calculated thermal response has exceeded the thermal response overcurrent threshold. The calculated fundamental frequency rms current. The calculated fundamental frequency rms current per unit of current transformer nominal primary current. The low set fundamental frequency overcurrent threshold. The low set fundamental frequency overcurrent threshold per unit of current transformer nominal primary current. The time multiplier for the definite timer associated with the low set fundamental frequency overcurrent threshold.
vc>>trip
Irms Irms/In
Ith Ith/In
Ith> Ith>/In
Ith>start
Ith>trip
I1 I1/In
I1> I1>/In
I1>:xt
Page 96 of 140
I1>> I1>>/In
The high set fundamental frequency overcurrent threshold. The high set fundamental frequency overcurrent threshold per unit of current transformer nominal primary current. The time multiplier for the definite timer associated with the high set fundamental frequency overcurrent threshold. A software output signal indicating that the calculated fundamental frequency rms current has exceeded the low set fundamental frequency overcurrent threshold, and that the associated definite timer is timing out. A software output signal indicating that the timer associated with the low set fundamental frequency overcurrent threshold has timed out. A software output signal indicating that the definite timer associated with the high set fundamental frequency overcurrent threshold has timed out. The calculated uncompensated fundamental frequency rms star point unbalance current. The calculated uncompensated fundamental frequency rms star point unbalance current per unit of current transformer nominal primary current. The low set fundamental frequency star point unbalance overcurrent threshold. The low set fundamental frequency star point unbalance overcurrent threshold per unit of current transformer nominal primary current. The time multiplier for the definite timer associated with the low set fundamental frequency star point unbalance overcurrent threshold. The high set fundamental frequency star point unbalance overcurrent threshold. The high set fundamental frequency star point unbalance overcurrent threshold per unit of current transformer nominal primary current. The time multiplier for the definite timer associated with the high set fundamental frequency star point unbalance overcurrent threshold. A software output signal indicating that the calculated fundamental frequency rms star point unbalance current has exceeded the low set fundamental frequency star point unbalance overcurrent threshold, and that the associated definite timer is timing out.
I1>>:xt
I1>start
I1>trip
I1>> trip
Iub
Iub/In
Iub> Iub>/In
Iub>:xt
Iub>> Iub>>/In
Iub>>:xt
Iub>start
Page 97 of 140
Iub>trip
A software output signal indicating that the definite timer associated with the low set fundamental frequency star point unbalance overcurrent threshold has timed out. A software output signal indicating that the definite timer associated with the high set fundamental frequency star point unbalance overcurrent threshold has timed out. The calculated compensated fundamental frequency rms star point unbalance current, i.e. the change in fundamental frequency rms current from the initial uncompensated fundamental frequency rms current at the instant of compensation. The calculated compensated fundamental frequency rms star point unbalance current per unit of current transformer nominal primary current. The calculated fundamental frequency line unbalance current. The calculated fundamental frequency line unbalance current per unit of current transformer nominal primary current. The low set fundamental frequency line unbalance current threshold. The low set fundamental frequency line unbalance current threshold per unit of current transformer nominal primary current. The time multiplier for the definite timer associated with the low set fundamental frequency line unbalance current threshold. The high set fundamental frequency line unbalance current threshold. The high set fundamental frequency line unbalance current threshold per unit of current transformer nominal primary current. The time multiplier for the definite timer associated with the high set fundamental frequency line unbalance current threshold. A software output signal indicating that the calculated fundamental frequency line unbalance current has exceeded the low set fundamental frequency line unbalance overcurrent threshold, and that the associated definite timer is timing out. A software output signal indicating that the definite timer associated with the low set fundamental frequency line unbalance overcurrent threshold has timed out.
Iub>>trip
Iub
Iub/In
Ilub Ilub/In
Ilub> Ilub>/In
Ilub>:xt
Ilub>> Ilub>>/In
Ilub>>:xt
Ilub>start
Ilub>trip
Page 98 of 140
Ilub>>trip
A software output signal indicating that the definite timer associated with the high set fundamental frequency line unbalance overcurrent threshold has timed out. The calculated fundamental frequency earth fault current. The calculated fundamental frequency earth fault current per unit of current transformer nominal primary current. The low set fundamental frequency earth fault current threshold. The low set fundamental frequency earth fault current threshold per unit of current transformer nominal primary current. The time multiplier for the definite timer associated with the low set fundamental frequency earth fault current threshold. The high set fundamental frequency earth fault current threshold. The high set fundamental frequency earth fault current threshold per unit of current transformer nominal primary current. The time multiplier for the definite timer associated with the high set fundamental frequency earth fault current threshold. A software output signal indicating that the calculated fundamental frequency earth fault current has exceeded the low set fundamental frequency earth fault overcurrent threshold, and that the associated definite timer is timing out. A software output signal indicating that the definite timer associated with the low set fundamental frequency earth fault overcurrent threshold has timed out. A software output signal indicating that the definite timer associated with the high set fundamental frequency earth fault overcurrent threshold has timed out. The fundamental frequency undercurrent threshold. The fundamental frequency undercurrent threshold per unit of current transformer nominal primary current. The time multiplier for the definite timer associated with the fundamental frequency undercurrent threshold.
Io Io/In
Io> Io>/In
Io>:xt
Io>> Io>>/In
Io>>:xt
Io>start
Io>trip
Io>>trip
I1< I1</In
I1<:xt
Page 99 of 140
I1<trip
A software output signal indicating that while the circuit breaker feeding the capacitor bank / harmonic filter circuit was on, the fundamental frequency current dripped below the undercurrent threshold for a definite time, indicating a loss of supply voltage. An input signal indicating that the circuit breaker controlling the capacitor bank / harmonic filter circuit is on. A software output signal indicating that when a trip occurred, the fundamental frequency current remained above the undercurrent threshold for a definite time, indicating the failure of the circuit breaker to interrupt the capacitor bank / harmonic filter circuit current. A software output signal indicating that while the circuit breaker feeding the capacitor bank / harmonic filter circuit was off, the fundamental frequency current remained above the undercurrent threshold for a definite time, indicating the failure of the circuit breaker to interrupt the capacitor bank / harmonic filter circuit current. A software output signal that can be used to inhibit the switching on of the circuit breaker controlling the capacitor bank / harmonic filter circuit for a definite time after the circuit breaker switches off, to allow the capacitor bank to discharge before re-energization. This signal is normally at logic 1 (high), goes to logic 0 (low) when the circuit breaker switches off, and reverts to logic 1 (high) a definite time (typically set as 5 minutes) thereafter. The time multiplier for the definite timer associated with Bena logic. This timer is also referred to as the capacitor bank discharge timer. The calculated a phase uncompensated fundamental frequency rms H CONFIGURATION MODE unbalance current. The calculated a phase uncompensated fundamental frequency rms H CONFIGURATION MODE unbalance current per unit of current transformer nominal primary current. The a phase low set fundamental frequency H CONFIGURATION MODE unbalance overcurrent threshold. The a phase low set fundamental frequency H CONFIGURATION MODE unbalance overcurrent threshold per unit of current transformer nominal primary current. The a phase time multiplier for the definite timer associated with the a phase low set fundamental frequency H CONFIGURATION MODE unbalance overcurrent threshold.
Bon
Bfail1
Bfail2
Bena
Bena:xt
aIub
aIub/In
aIub>
aIub>/In
aIub>:xt
aIub>>
The a phase high set fundamental frequency H CONFIGURATION MODE unbalance overcurrent threshold. The a phase high set fundamental frequency H CONFIGURATION MODE unbalance overcurrent threshold per unit of current transformer nominal primary current. The a phase time multiplier for the definite timer associated with the a phase high set fundamental frequency H CONFIGURATION MODE unbalance overcurrent threshold. A software output signal indicating that the calculated a phase fundamental frequency rms H CONFIGURATION MODE unbalance current has exceeded the a phase low set fundamental frequency H CONFIGURATION MODE unbalance overcurrent threshold, and that the definite timer associated with the a phase is timing out. A software output signal indicating that the a phase definite timer associated with the a phase low set fundamental frequency H CONFIGURATION MODE unbalance overcurrent threshold has timed out. A software output signal indicating that the a phase definite timer associated with the a phase high set fundamental frequency H CONFIGURATION MODE unbalance overcurrent threshold has timed out. The calculated a phase compensated fundamental frequency rms H CONFIGURATION MODE unbalance current, i.e. the change in a phase fundamental frequency rms current from the initial a phase uncompensated fundamental frequency rms current at the instant of compensation. The calculated a phase compensated fundamental frequency rms H CONFIGURATION MODE unbalance current per unit of current transformer nominal primary current. The calculated b phase uncompensated fundamental frequency rms H CONFIGURATION MODE unbalance current. The calculated b phase uncompensated fundamental frequency rms H CONFIGURATION MODE unbalance current per unit of current transformer nominal primary current. The b phase low set fundamental frequency H CONFIGURATION MODE unbalance overcurrent threshold. The b phase low set fundamental frequency H CONFIGURATION MODE unbalance overcurrent threshold per unit of current transformer nominal primary current.
aIub>>/In
aIub>>:xt
aIub>start
aIub>trip
aIub>>trip
aIub
aIub/In
bIub
bIub/In
bIub>
bIub>/In
bIub>:xt
The b phase time multiplier for the definite timer associated with the b phase low set fundamental frequency H CONFIGURATION MODE unbalance overcurrent threshold. The b phase high set fundamental frequency H CONFIGURATION MODE unbalance overcurrent threshold. The b phase high set fundamental frequency H CONFIGURATION MODE unbalance overcurrent threshold per unit of current transformer nominal primary current. The b phase time multiplier for the definite timer associated with the b phase high set fundamental frequency H CONFIGURATION MODE unbalance overcurrent threshold. A software output signal indicating that the calculated b phase fundamental frequency rms H CONFIGURATION MODE unbalance current has exceeded the b phase low set fundamental frequency H CONFIGURATION MODE unbalance overcurrent threshold, and that the associated b phase definite timer is timing out. A software output signal indicating that the b phase definite timer associated with the b phase low set fundamental frequency H CONFIGURATION MODE unbalance overcurrent threshold has timed out. A software output signal indicating that the b phase definite timer associated with the b phase high set fundamental frequency H CONFIGURATION MODE unbalance overcurrent threshold has timed out. The calculated b phase compensated fundamental frequency rms H CONFIGURATION MODE unbalance current, i.e. the change in b phase fundamental frequency rms current from the initial b phase uncompensated fundamental frequency rms current at the instant of compensation. The calculated b phase compensated fundamental frequency rms H CONFIGURATION MODE unbalance current per unit of current transformer nominal primary current. The calculated c phase uncompensated fundamental frequency rms H CONFIGURATION MODE unbalance current. The calculated c phase uncompensated fundamental frequency rms H CONFIGURATION MODE unbalance current per unit of current transformer nominal primary current. The c phase low set fundamental frequency H CONFIGURATION MODE unbalance overcurrent threshold.
bIub>>
bIub>>/In
bIub>>:xt
bIub>start
bIub>trip
bIub>>trip
bIub
bIub/In
cIub
cIub/In
cIub>
cIub>/In
The c phase low set fundamental frequency H CONFIGURATION MODE unbalance overcurrent threshold per unit of current transformer nominal primary current. The c phase time multiplier for the definite timer associated with the c phase low set fundamental frequency H CONFIGURATION MODE unbalance overcurrent threshold. The c phase high set fundamental frequency H CONFIGURATION MODE unbalance overcurrent threshold. The c phase high set fundamental frequency H CONFIGURATION MODE unbalance overcurrent threshold per unit of current transformer nominal primary current. The c phase time multiplier for the definite timer associated with the c phase high set fundamental frequency H CONFIGURATION MODE unbalance overcurrent threshold. A software output signal indicating that the calculated c phase fundamental frequency rms H CONFIGURATION MODE unbalance current has exceeded the c phase low set fundamental frequency H CONFIGURATION MODE unbalance overcurrent threshold, and that the associated b phase definite timer is timing out. A software output signal indicating that the c phase definite timer associated with the c phase low set fundamental frequency H CONFIGURATION MODE unbalance overcurrent threshold has timed out. A software output signal indicating that the c phase definite timer associated with the c phase high set fundamental frequency H CONFIGURATION MODE unbalance overcurrent threshold has timed out. The calculated c phase compensated fundamental frequency rms H CONFIGURATION MODE unbalance current, i.e. the change in c phase fundamental frequency rms current from the initial c phase uncompensated fundamental frequency rms current at the instant of compensation. The calculated c phase compensated fundamental frequency rms H CONFIGURATION MODE unbalance current per unit of current transformer nominal primary current. A trip session starts from the first active trip condition until the last trip condition has been cleared. The visible observation of this session is defined by the time when the trip LED lights up to the time when the alarm LED goes off. During this time the red ACCEPT key may be used to scroll through the different trips, but will not acknowledge any trip events that may have occured.
cIub>:xt
cIub>>
cIub>>/In
cIub>>:xt
cIub>start
cIub>trip
cIub>>trip
cIub
cIub/In
Trip session
Insulation resistance Immunity to high frequency disturbances (1MHz burst disturbance test) Immunity to electrostatic discharges (Electrostatic discharge test) Immunity to fast transient bursts (Fast transient burst test) Immunity to high frequency electromagnetic fields Conducted disturbances induced by radio-frequency fields immunity test Immunity to high frequency electromagnetic field (Pulse modulated, simulation of the effect of cell phones) Conducted emissions Radiated emissions Nett Mass Overall RLC Relay dimensions
To ENV 50204
To EN 50081-2, from 150kHz to 30MHz. To EN 50081-2, from 30kHz to 1000MHz. 3.1kg 103(w) x 177(h) x 248(d)
Output relays
Pushbuttons
Display
Indicators
Protection
Normal Functions
Peak repetitive overvoltage protection Thermal overcurrent protection Fundamental frequency star point unbalance protection Fundamental frequency line current unbalance protection Fundamental frequency overvoltage and overcurrent protection Fundamental frequency undercurrent protection Breaker fail protection Discharge timer protection Fundamental frequency H CONFIGURATION capacitor bank unbalance protection
H CONFIGURATION Functions
Level 0.25In to 10In 0.05In to 10In 0.1In to 2In 0.1In to 2In 0.25Vn to 10Vn 0.25In to 10In 1fn to 5fn 5fn to 25fn
Trip time error 2% + (10 to 40)ms 3% + (10 to 40)ms 2% + (10 to 40)ms 660ms 4% + (10 to 40)ms 5% + 1s
DESCRIPTION
The capacitor rated current per unit of line current transformer nominal primary current, The low-set peak repetitive voltage threshold per unit of capacitor rated peak repetitive voltage. The high-set peak repetitive voltage threshold per unit of capacitor rated peak repetitive voltage. The definite timer setting (in seconds) associated with the high-set peak repetitive voltage threshold. Reset timer for overvoltage vc>/vcr timer The thermal response overcurrent threshold per unit of line current transformer nominal primary current. The heating / cooling time constant (in seconds) for the calculation of the thermal current response to the rms heating current The low-set fundamental frequency overcurrent threshold per unit of line current transformer nominal primary current. The definite timer setting (in seconds) associated with the low-set fundamental frequency overcurrent threshold. The high-set fundamental frequency overcurrent threshold per unit of line current transformer nominal primary current. The definite timer setting (in seconds) associated with the high-set fundamental frequency undercurrent threshold. The low-set fundamental frequency undercurrent threshold per unit of line current transformer nominal primary current. The definite timer setting (in seconds) associated with the low-set fundamental frequency star point unbalance current threshold. The low-set fundamental frequency star point unbalance current threshold, per unit of star point unbalance current transformer nominal primary current. The definite timer setting (in seconds) associated with the low-set fundamental frequency star point unbalance current threshold. The high-set fundamental frequency star point unbalance current threshold, per unit of star point unbalance current transformer nominal primary current. The definite timer setting (in seconds) associated with the high-set fundamental frequency star point unbalance current threshold. The low-set fundamental frequency earth fault current threshold per unit of line current transformer nominal primary current. The definite timer setting (in seconds) associated with the low-set fundamental frequency earth fault current threshold.
SETTING RANGE
0,25 to 1,50 0,80 to 1,50 0,80 to 1,50 1,6 to 10,0 0,00 to 1,00 1,1 to 10,0 1 to 60 0,25 to 1,50 6 to 120 130 to 7200 0,25 to 1,50
SETTING RESOLUTION
0,01 0,01 0,01 0,1 0,01 0,1 1 0,01 1 10 0,01
I1>/In
I1>:xt I1>>/In
1 10 0,1
I1>>:xt I1</In
I1<:xt
0,1 to 10,0
0,1
Iub>/In
0,05 to 1,00
0,01
Iub>:xt
0,1 1 0,01
Iub>>/In
Iub>>:xt
0,1 1 0,01
Io>/In
Io>:xt
0,1 to 10,0 11 to 60
0,01 1
Io>>/In
Io>>:xt
Ilub>/In
Ilub>:xt
Ilub>>/In
Ilub>>:xt
Bfail1:xt
The high-set fundamental frequency earth fault current threshold per unit of line current transformer nominal primary current. The definite timer setting (in seconds) associated with the high-set fundamental frequency earth fault current threshold. The low-set fundamental frequency line unbalance current threshold per unit of line current transformer nominal primary current. The definite timer setting (in seconds) associated with the low-set fundamental frequency line unbalance current threshold. The high-set fundamental frequency line unbalance current threshold per unit of line current transformer nominal primary current. The definite timer setting (in seconds) associated with the high-set fundamental frequency line unbalance current threshold. The definite timer setting (in seconds) associated with the breaker fail detection after a trip, in the event that the fault has not been cleared by the breaker. The definite timer setting (in seconds) associated with the breaker fail detection and the Bon input signal. The definite timer setting (in seconds) associated with the breaker enable / capacitor bank discharge timer logic. Multi-function opto-isolated digital input
0,05 to 1,00
0,01
0,1 1 0,01
0,0 to 10,0
0,1 1 0,01
0,05 to 2,0
0,01 1 10
aIub>/In
bIub>/In
cIub>/In
aIub>>/In
bIub>>/In
cIub>>/In
The a phase low-set fundamental frequency H CONFIGURATION MODE unbalance current threshold per unit of unbalance current transformer nominal primary current. The b phase low-set fundamental frequency H CONFIGURATION MODE unbalance current threshold per unit of unbalance current transformer nominal primary current. The c phase low-set fundamental frequency H CONFIGURATION MODE unbalance current threshold per unit of unbalance current transformer nominal primary current. The a phase high-set fundamental frequency H CONFIGURATION MODE unbalance current threshold per unit of unbalance current transformer nominal primary current. The b phase high-set fundamental frequency H CONFIGURATION MODE unbalance current threshold per unit of unbalance current transformer nominal primary current. The c phase high-set fundamental frequency H CONFIGURATION MODE unbalance current threshold per unit of unbalance current transformer nominal primary current.
0,01
0,05 to 1,00
0,01
0,05 to 1,00
0,01
0,05 to 2,00
0,01
0,05 to 2,00
0,01
0,05 to 2,00
0,01
aIub>:xt
The definite timer setting (in seconds) associated with the a phase low-set fundamental frequency H CONFIGURATION MODE unbalance current threshold. The definite timer setting (in seconds) associated with the b phase low-set fundamental frequency H CONFIGURATION MODE unbalance current threshold. The definite timer setting (in seconds) associated with the c phase low-set fundamental frequency H CONFIGURATION MODE unbalance current threshold. The definite timer setting (in seconds) associated with the a phase high-set fundamental frequency H CONFIGURATION MODE unbalance current threshold. The definite timer setting (in seconds) associated with the b phase high-set fundamental frequency H CONFIGURATION MODE unbalance current threshold. The definite timer setting (in seconds) associated with the c phase high-set fundamental frequency H CONFIGURATION MODE unbalance current threshold.
0,1 to 10,0 11 to 60
0,1 1
bIub>:xt
0,1 to 10,0 11 to 60 0,1 to 10,0 11 to 60 0,0 to 10,0 11 to 60 0,0 to 10,0 11 to 60 0,0 to 10,0 11 to 60
cIub>:xt
aIub>>:xt
bIub>>:xt
cIub>>:xt
COMMISSIONED BY: ________________________________ Address : ________________________________ ______________________________________________ ________________________________ ______________________________________________ ________________________________ ______________________________________________ ________________________________ ______________________________________________ ________________________________ ______________________________________________
Model Version Serial Number Rated current, In Rated frequency, fn Auxiliary voltage
: : : 1: 2: : :
RLC FRONT PLATE INFORMATION: ____________________________________________________________________ ____________________________________________________________________ ____________________________________________________________________ _____________ A 3: ____________ A _____________ A 4: ____________ A _________________________________ Hz _________________________________ V
RLC CONFIGURATION SETTINGS HARDWARE: Element Nominal Rated Current configuration (1A/5A): Element 1: _____________________ A Element 3: _____________________ Element 2: _____________________ A Element 4: _____________________ Output Relay Contact Form configuration (NO/NC) in auxiliary power off condition: Relay #1: _____________________ Relay #4: Relay #2: _____________________ Relay #5: Relay #3: _____________________ Relay #6:
A A
RLC RELAY CONFIGURATION SETTINGS SOFTWARE: NORMAL MODE: Element 4: Iub>/In ___________ Iub>:xt ___________ Iub>>/In ___________ Iub>>:xt ___________
Elements 1, 2 and 3: Icr/In ___________ vc>/vcr ___________ vc>>/vcr ___________ vc>>:xt ___________ vc>reset:xt ___________ Ith>/In ___________ Element 5: ___________ Io>/In ___________ Io>:xt I1>In ___________ Io>>/In I1>:xt ___________ Io>>:xt I1>>/In ___________ Ilub/In I1>>:xt ___________ Ilub:xt I1</In ___________ Ilub/In I1<:xt ___________ Ilub:xt Bfail1:xt ___________ Bfail2:xt ___________ Bena:xt Function selected for digital input :
Software outputs directed to output relays: Relay # vc>start vc>trip vc>>trip I1>start I1>trip I1>>trip Ith>start Ith>trip I1<trip Iub>start Iub>trip Iub>>trip Io>start Io>trip Io>>trip Ilub>start Ilub>trip Ilub>>trip Bfail1 Bfail2 Bena Energize to trip Latch on trip Relay Checksums 1 _________ _________ _________ _________ _________ _________ _________ _________ _________ _________ _________ _________ _________ _________ _________ _________ _________ _________ _________ _________ _________ _________ _________ _________ 2 _________ _________ _________ _________ _________ _________ _________ _________ _________ _________ _________ _________ _________ _________ _________ _________ _________ _________ _________ _________ _________ _________ _________ _________ 3 _________ _________ _________ _________ _________ _________ _________ _________ _________ _________ _________ _________ _________ _________ _________ _________ _________ _________ _________ _________ _________ _________ _________ _________ 4 _________ _________ _________ _________ _________ _________ _________ _________ _________ _________ _________ _________ _________ _________ _________ _________ _________ _________ _________ _________ _________ _________ _________ _________ 5 _________ _________ _________ _________ _________ _________ _________ _________ _________ _________ _________ _________ _________ _________ _________ _________ _________ _________ _________ _________ _________ _________ _________ _________
H-CONFIGURATION MODE Elements 2, 3 and 4 aIub>In ___________ bIub>/In ___________ aIub>:xt ___________ bIub>:xt ___________ aIub>>/In ___________ bIub>>/In ___________ aIub>>:xt ___________ bIub>>:xt ___________ Software outputs directed to output relays Relay # 1 2 3 aIub>start __________ __________ __________ aIub>trip __________ __________ __________ aIub>>trip __________ __________ __________ bIub>start __________ __________ __________ bIub>trip __________ __________ __________ bIub>>trip __________ __________ __________ cIub>start __________ __________ __________ cIub>trip __________ __________ __________ cIub>>trip __________ __________ __________ Energize to __________ __________ __________ trip __________ __________ __________ Latch on trip __________ __________ __________ Relay Checksums: _________ _________ _________
_______________ _______________ _______________ _______________ 5 ___________ ___________ ___________ ___________ ___________ ___________ ___________ ___________ ___________ ___________ ___________ ___________ ___________
4 __________ __________ __________ __________ __________ __________ __________ __________ __________ __________ __________ __________ _________
DIAGNOSTIC TEST FUNCTION: Serial Number Software Version Pretest Code LCD display test LED test Breaker on signal input test Relay test: Relay #1 Relay #2 Relay #3 Relay #4 Relay #5 : : : : : : : : : : : __________________________________________________ __________________________________________________ __________________________________________________ __________________________________________________ __________________________________________________ __________________________________________________ __________________________________________________ __________________________________________________ __________________________________________________ __________________________________________________ __________________________________________________
COMMISSIONING CHECKLIST Check for obvious physical damage Check configuration of element rated currents Check rating plate reflects correct element rated currents Check configuration of output relay contact forms Check mounting of relay Check auxiliary power supply wiring Check auxiliary power supply voltage at relay terminals Check CT details and ratios Check CT wiring Check output relay voltage at relay terminals Check output relay wiring Check breaker on input signal voltage at relay terminals Check breaker on input signal wiring Check and record running screen displays Configure elements 1, 2, 3 ,4 and 5 Configure output relays #1, #2 ,#3, #4 and #5 Ensure the actual output relay check-sums correspond with the theoretical checksums Record the complete protection relay configuration after saving the final configuration Execute the diagnostic test function and record the results Check correct operation of LED indicators Check correct operation of post trip annunciation and resetting functions Check output relays are tripping the circuit breaker, and other output relay functions Check operation of self-supervision relay Perform primary or secondary injection tests at CT terminals Check that each CT is connected to the correct element After energizing the associated circuit breaker, note the running displays and confirm that they are correct. Ensure the relays front cover is fitted
: : : : : : : : : : : : : : : : : : : : : : : : : : : :
Yes/No Yes/No Yes/No Yes/No Yes/No Yes/No Yes/No Yes/No Yes/No Yes/No Yes/No Yes/No Yes/No Yes/No Yes/No Yes/No Yes/No Yes/No Yes/No Yes/No Yes/No Yes/No Yes/No Yes/No Yes/No Yes/No Yes/No
: : Yes/No : Yes/No
Date: _________________
TO:
FROM:
______________________________________ POSTAL ADDRESS: ______________________________________ ______________________________________ ______________________________________ ______________________________________ PHYSICAL ADDRESS: ______________________________________ ______________________________________ ______________________________________ ______________________________________ PHONE FAX ATTENTION : : : __________________ __________________ __________________
SITE: End User Address/Site: Substation, Switchboard and Circuit: ______________________________________ ______________________________________ ______________________________________ ______________________________________ ______________________________________ ______________________________________ Contact Phone Fax : : : __________________________ __________________________ __________________________ Contact Phone Fax : : : __________________________ __________________________ __________________________
RLC RELAY FRONT PLATE INFORMATION: Model Version Serial Number Rated current, In Rated frequency, fn Auxiliary voltage : : : 1: 2: : : _______________________________________________________ _______________________________________________________ _______________________________________________________ ______________ A 3: _____________ A ______________ A 4: _____________ A ______________ Hz ______________ V
DETAILS OF PROBLEM EXPERIENCED: ______________________________________________________________________________ ______________________________________________________________________________ ______________________________________________________________________________ ______________________________________________________________________________ ______________________________________________________________________________ ______________________________________________________________________________ ______________________________________________________________________________ ______________________________________________________________________________ ______________________________________________________________________________ ______________________________________________________________________________ ______________________________________________________________________________ ______________________________________________________________________________ ______________________________________________________________________________ ______________________________________________________________________________ ______________________________________________________________________________
DETAILS OF RLC RELAY CONFIGURATION SETTINGS HARDWARE: Element nominal rated current configuration: Element 1: ________________ A Element 3: _________________ A Element 2: ________________ A Element 4: _________________ A Output relay contact form configuration (in auxiliary power off condition): Relay #1: _______________________ Relay #4: __________________________ Relay #2: _______________________ Relay #5: __________________________ Relay #3: _______________________ Relay #6: __________________________
RLC RELAY CONFIGURATION SETTINGS: NORMAL MODE: Elements 1, 2 and 3: Icr/In __________ vc>/vcr __________ vc>>/vcr __________ vc>>:xt __________ vc>reset:xt __________ Ith>In __________ __________ I1>/In __________ I1>:xt __________ I1>>/In __________ I1>>:xt __________ I1</In __________ I1<:xt __________ Bfail1:xt __________ Bfail2:xt __________ Bena:xt __________ Function selected for digital input: ___________________________ Software outputs directed to output relays: Relay # vc>start vc>trip vc>>trip I1>start I1>trip I1>>trip Ith>start Ith>trip I1<trip Iub>start Iub>trip Iub>>trip Io>start Io>trip Io>>trip Ilub>start Ilub>trip Ilub>>trip 1 __________ __________ __________ __________ __________ __________ __________ __________ __________ __________ __________ __________ __________ __________ __________ __________ __________ __________ 2 ___________ ___________ ___________ ___________ ___________ ___________ ___________ ___________ ___________ ___________ ___________ ___________ ___________ ___________ ___________ ___________ ___________ ___________ 3 ___________ ___________ ___________ ___________ ___________ ___________ ___________ ___________ ___________ ___________ ___________ ___________ ___________ ___________ ___________ ___________ ___________ ___________ 4 ___________ ___________ ___________ ___________ ___________ ___________ ___________ ___________ ___________ ___________ ___________ ___________ ___________ ___________ ___________ ___________ ___________ ___________ 5 ___________ ___________ ___________ ___________ ___________ ___________ ___________ ___________ ___________ ___________ ___________ ___________ ___________ ___________ ___________ ___________ ___________ ___________ Element 4: Iub>/In Iub>:xt Iub>>/In Iub>>:xt Element 5 Io>/In Io>:xt Io>>/In Io>>:xt Ilub/In Ilub:xt Ilub/In Ilub:xt
H-CONFIGURATION MODE: Elements 2, 3 and 4 aIub>In ___________ bIub>/In aIub>:xt ___________ bIub>:xt aIub>>/In ___________ bIub>>/In aIub>>:xt ___________ bIub>>:xt Software outputs directed to output relays Relay # 1 2 aIub>start ___________ ___________ aIub>trip ___________ ___________ aIub>>trip ___________ ___________ aIub>start ___________ ___________ aIub>trip ___________ ___________ bIub>>trip ___________ ___________ cIub>start ___________ ___________ cIub>trip ___________ ___________ cIub>>trip ___________ ___________ Energize to trip ___________ ___________ Latch on trip ___________ ___________ Relay Check sums: ___________ ___________
___________ ___________ ___________ ___________ 3 ___________ ___________ ___________ ___________ ___________ ___________ ___________ ___________ ___________ ___________ ___________ ___________
cIub>/In cIub>:xt cIub>>/In cIub>>:xt 4 ___________ ___________ ___________ ___________ ___________ ___________ ___________ ___________ ___________ ___________ ___________ ___________
___________ ___________ ___________ ___________ 5 ___________ ___________ ___________ ___________ ___________ ___________ ___________ ___________ ___________ ___________ ___________ ___________
Serial Number Software Version Pretest Code LCD display test LED test Breaker on signal input test Relay test: Relay #1 Relay #2 Relay #3 Relay #4 Relay #5
DIAGNOSTIC TEST FUNCTION: : __________________________________________________ : __________________________________________________ : __________________________________________________ : __________________________________________________ : __________________________________________________ : __________________________________________________ : __________________________________________________ : __________________________________________________ : __________________________________________________ : __________________________________________________ : __________________________________________________
FAULT REPORT CHECKLIST Check for obvious physical damage Check configuration of element rated currents Check rating plate reflects correct element rated currents Check configuration of output relay contact forms Check mounting of relay Check auxiliary power supply wiring Check auxiliary power supply voltage at relay terminals Check and record the CT ratios and ratings Check CT wiring Check output relay voltage at relay terminals Check output relay wiring Check breaker on input signal voltage at relay terminals Check breaker on input signal wiring Check and record running screen displays Check and record configuration of elements 1, 2, 3, 4 and 5 Check and record configuration of relays #1, #2, #3, #4 and #5 Check and record the checksums of relays #1, #2, #3, #4, and #5 Execute the diagnostic test function and record the results Check the correct operation of LED indicators Check the correct operation of the post trip fault annunciation and resetting functions Check the output relays are tripping the circuit breaker, and the other output relay functions Check the operation of the self-supervision relay Perform primary or secondary injection tests at the CT terminals Check that each CT is connected to the correct element
: : : : : : : : : : : : : : : : : : : : : : : : :
Yes/No Yes/No Yes/No Yes/No Yes/No Yes/No Yes/No Yes/No Yes/No Yes/No Yes/No Yes/No Yes/No Yes/No Yes/No Yes/No Yes/No Yes/No Yes/No Yes/No Yes/No Yes/No Yes/No Yes/No Yes/No
NORMAL MODE: Elements 1, 2 and 3: Icr/In vc>/vcr vc>>/vcr vc>>:xt vc>reset:xt Ith>In Element 4: Iub>/In Iub>:xt Iub>>/In Iub>>:xt Element 5 Io>/In Io>:xt Io>>/In Io>>:xt Ilub/In Ilub:xt Ilub/In Ilub:xt
1,0 1,1 3,0 0,0 60 1,0 60 I1>/In 1,1 I1>:xt 600 I1>>/In 1,5 I1>>:xt 0,0 I1</In 0,2 I1<:xt 0,2 Bfail1:xt 0,1 Bfail2:xt 0,1 Bena:xt 300 Function selected for digital input: Disabled Software outputs directed to output relays: Relay # vc>start vc>trip vc>>trip I1>start I1>trip I1>>trip Ith>start Ith>trip I1<trip Iub>start 1 1 0 0 1 0 0 1 0 0 0 2 0 0 0 0 0 0 0 0 0 0
3 0 1 1 0 1 1 0 1 1 0
4 0 0 0 0 0 0 0 0 0 0
5 0 0 0 0 0 0 0 0 0 0
Iub>trip Iub>>trip Io>start Io>trip Io>>trip Ilub>start Ilub>trip Ilub>>trip Bfail1 Bfail2 Bena Energize to trip Latch on trip Relay Check sums:
1 0 1 0 0 0 0 0 0 0 0 1 0 491402
1 0 0 0 0 0 1 0 0 0 0 1 0 001042
0 1 0 1 1 0 0 1 0 0 0 1 1 36CB23
0 0 0 0 0 0 0 0 0 0 1 1 0 000006
0 0 0 0 0 0 0 0 1 1 0 1 1 00001B
PLEASE NOTE: THE RLC RELAY IS DELIVERED CONFIGURED FOR NORMAL MODE. THE FOLLOWING H CONFIGURATION DEFAULT SETTINGS WILL BECOME ACTIVE ONLY IF THE USER CHANGES THE RLC RELAY TO H CONFIGURATION MODE.
H-CONFIGURATION MODE: Elements 2, 3 and 4 aIub>In aIub>:xt aIub>>/In aIub>>:xt 0,5 10,0 1,0 1,0 bIub>/In bIub>:xt bIub>>/In bIub>>:xt 0,5 10,0 1,0 1,0 cIub>/In cIub>:xt cIub>>/In cIub>>:xt 0,5 10,0 1,0 1,0
Software outputs directed to output relays Relay # aIub>start aIub>trip aIub>>trip bIub>start bIub>trip bIub>>trip cIub>start cIub>trip cIub>>trip Energize to trip Latch on trip Relay Check sums: 1
1 0 0 1 0 0 1 0 0 1 0
2
0 1 0 0 0 0 0 0 0 1 0
3
0 0 0 0 1 0 0 0 0 1 0
4
0 0 0 0 0 0 0 1 0 1 0
5
0 0 1 0 0 1 0 0 1 1 1
492
202
042
00A
127
SETTINGS: = = = = = = = I1>/In = I1>:xt = I1>>/In = I1>>:xt = I1</In = I1<:xt = Bfail1:xt = Bfail2:xt = Bena:xt = Function selected for digital input: Iub>/In = Iub>:xt = Iub>>/In = Iub>>:xt = Io>/In = Io>:xt = Io>>/In = Io>>:xt = Ilub>/In = Ilub>:xt = Ilub>>/In = Ilub>>:xt = Icr/In vc>/vcr vc>>/vcr vc>>:xt vc>reset:xt Ith>/In 48,11/75=0,64 1,1 3,0 0 30s 60/75=0,8 600s 1,148,2/75=0,71 600s 1,548,2/75=0,96 0 0,248,2/75=0,13 0,2s 0,1s 0,1s 300s Breaker-Bon N/A 0,1s N/A 0,1s 0,248,2/75=0,13 0 N/A 0 0,0548,2/75=0,03 2s 0,148,2/75=0,06 0,2s (1) (2) (3) (4) (5) (6) (7) (8) (9) (10) (11) (12) (13) (14) (14) (15) (16) (17) (18) (19) (20) (21) (22) (23) (24) (25) (26) (27) (28)
NOTES ON SETTINGS: (1) (2) Capacitor rated current in p.u. of line CT primary current. Capacitors made to IEC can withstand 110% of rated voltage for extended periods of time, and this would be the normal setting in practically all cases. With reference to Fig.7, it can be seen that for vc/vcr greater than 3,0 the peak repetitive overvoltage withstand curve is undefined and therefore for capacitor overvoltages above this value it is considered appropriate to trip with a definite time delay. The associated definite delay is set at 0 (No intentional time delay). Refer to Fig.25 to see the effect of vc>reset:xt. The thermal overcurrent threshold should be set as the lowest continuous rms current rating of the series circuit. (i.e. in this example the damping reactor current rating is the lowest of that of the fuses, contactor, cable, damping reactors and capacitor bank.) (7) Refer to Appendix 14 for some guidance of the heating/cooling time constant of air-cored reactors. The time constant is the time taken for the reactors to reach 63% of their final temperature, for a step change in current from 0 to 100%. (i.e. the first order exponential time constant of the device.) (8) For a system having a maximum system voltage of 107,5% of nominal, a low set fundamental frequency overvoltage/overcurrent limit of 110% is considered appropriate. Above this value the associated definite timer will start timing out. A value of 600s for this definite timer is considered appropriate to allow any automatic tap-changers to operate in the case of extended fundamental frequency system overvoltages (which in time causes fundamental frequency overcurrent in the capacitor circuit). A fundamental frequency overcurrent above 150% of nominal would indicate a catastrophic failure of some kind requiring immediate tripping. Therefore the associated definite time delay is set to 0 (no intentional delay). Any undercurrent threshold significantly below nominal is appropriate.
(3)
(9)
(10)
(11) (12)
(13)
The undercurrent definite timer is set as 0,2s or any appropriate low value to avoid spurious trip outs. The breaker fail timer is set as 0,1s or any appropriate low value to avoid spurious breaker fail signal output. The breaker enable timer is set to enable breaker re-energization 300s (5min) after de-energization to allow the capacitor to discharge before switching on again. Setting the digital input to Breaker-Bon allows the breaker enable re-switching timer and the undercurrent protection function to be used. These parameters are disabled because star point unbalance protection is not provided (capacitor bank has a single star or delta configuration). Because the thresholds are disabled the timer setting is irrelevant. The fundamental frequency earth fault threshold is set to any suitable low value below the 300A maximum earth fault current (as limited by the Neutral Earthing Resistor). The definite time delay is set to 0 (no intentional delay). Because the low set earth fault threshold definite time delay is set to 0, the high set threshold is disabled. Because the high-set threshold is disabled, the timer setting is irrelevant. The low set line unbalance current threshold should be set as low as possible whilst avoiding spurious trip outs due to normal system line voltage unbalance. A line unbalance current of 5% of nominal capacitor current is considered suitable. The definite timer associated with the above is set at 2s to avoid trip out on short term unbalance disturbance. The high set line unbalance current threshold is set as 10% of nominal capacitor current. The definite timer associated with the above is set as 0,2s.
(14)
(15)
(16)
(17) (20)
(21)
(22) (23)
(24) (25)
(26)
(27)
(28)
( In )
= 400A
Capacitor bank
Unbalance CT
Double star configuration Rated capacitance: 58,464 F per phase Rated output: 37,193Mvar Rated voltage and frequency: 45kV 50Hz Rated current Icr = 37,193 106/( 3 45000) I1 at 33kV = 20 106/( 3 33000) Star point unbalance alarm current: 4A Star point unbalance trip current: 8A 20/1A
SETTINGS: = = = = = = = I1>/In = I1>:xt = I1>>/In = I1>>:xt = I1</In = I1<:xt = Bfail1:xt = Bfail2:xt = Bena:xt = Function selected for digital input: Iub>/In = Iub>:xt = Iub>>/In = Iub>>:xt = Io>/In = Io>:xt = Io>>/In = Io>>:xt = Ilub>/In = Ilub>:xt = Ilub>>/In = Ilub>>:xt = Icr/In vc>/vcr vc>>/vcr vc>>:xt vc>reset:xt Ith>/In 477/500=0,95 1,1 3,0 0 30s 400/500=0,8 1200s 1,075350/500=0,81 600s 1,5350/500=1,05 0 0,2350/500=0,14 0,2s 0,1s 0,1s 300s Breaker-Bon 4/20=0,2 10s 8/20=0,4 2s 0,2350/500=0,14 0 N/A 0 0,05350/500=0,04 2s 0,1350/500=0,07 0,2s (1) (2) (3) (4) (5) (6) (7) (8) (9) (10) (11) (12) (13) (14) (14) (15) (16) (17) (18) (19) (20) (21) (22) (23) (24) (25) (26) (27) (28)
NOTES ON SETTINGS: (1) (2) Capacitor rated current in p.u. of line CT primary current. Capacitors made to IEC can withstand 110% of rated voltage for extended periods of time. With reference to Fig.7, it can be seen that for vc/vcr greater than 3,0 the peak repetitive overvoltage withstand curve is undefined and therefore for capacitor overvoltages above this value it is considered necessary to trip with a definite time delay. The definite time delay should be set as low as possible, preferably with no intentional delay. Refer to Fig.25 to see the effect of vc>reset:xt. The thermal overcurrent threshold should be set as the lowest continuous rms current rating of the series circuit. (i.e. in this example the filter reactor current rating is the lowest of that of the breaker, cable, filter reactors and capacitor bank.) (7) Refer to Appendix 14 for some guidance of the heating/cooling time constant of air-core filter reactors. The time constant is the time taken for the reactors to reach 63% of their final temperature, for a step change in current from 0 to 100%. (i.e. the first order exponential time constant of the device.) (8) For a system having a maximum system voltage of 105% of nominal, a low set fundamental frequency overvoltage/overcurrent limit of 107,5% is considered appropriate. Above this value the associated definite timer will start timing out. A value of 600s for this definite timer is considered appropriate to allow any automatic tap-changers to operate in the case of extended fundamental frequency system overvoltages (which in time causes fundamental frequency overcurrents in the capacitor/filter circuit). A fundamental frequency overcurrent above 150% of nominal would indicate a catastrophic failure of some kind requiring immediate tripping. Therefore the associated definite time delay is set to 0 (no intentional delay). Any undercurrent threshold significantly below nominal current is appropriate.
(3)
(4)
(5) (6)
(9)
(10)
(11) (12)
(13)
The undercurrent definite timer is set as 0,2s or any appropriate low value to avoid spurious trip outs. The breaker fail timer is set as 0,1s or any appropriate low value to avoid spurious breaker fail signal output. The breaker enable timer is set to enable breaker re-energization 300s (5min) after de-energization to allow the capacitor to discharge before switching on again. Setting the digital input to Breaker-Bon allows the breaker enable re-switching timer and the undercurrent protection function to be used. The star point unbalance alarm current is set in p.u. of the star point unbalance CT primary current. The star point alarm current level should be provided by the capacitor unit and bank designer/manufacturer as it is determined by the specific capacitor unit and capacitor bank design (internally fused, externally fused, internal element configuration, external capacitor unit interconnections, etc.). The definite timer associated with the above is set as 10s to avoid alarms on short term unbalance disturbances. The star point unbalance trip current is set in p.u. of the star pt unbalance CT primary current. The star point trip current level should be provided by the capacitor unit and bank designer/manufacturer. The definite timer associated with the above is set as 2s to avoid spurious trips on short term unbalance disturbances. Also this timer should not be set less than 1s due to the response time of the calculation of the phase angle of the unbalance current, if the phase angle of this unbalance current is of interest to the user after a trip out. The fundamental frequency earth fault threshold is set to any suitably low value below the expected earth fault current (as limited by the system and earth fault zero sequence impedance. The definite time delay is set to 0 (no intentional delay). Because the low set earth fault threshold definite time delay is set to 0, the high-set threshold is disabled. Because the high-set threshold is disabled, the timer setting is irrelevant.
(14)
(15)
(16)
(17)
(18)
(19)
(20)
(21)
(22) (23)
(24)
(25)
The low-set line unbalance current threshold should be set as low as possible whilst avoiding spurious trip outs due to normal system line voltage unbalance. A line unbalance current of 5% of nominal capacitor current is considered suitable. The definite timer associated with the above is set at 2s to avoid trip out on short term unbalance disturbances. The high-set line unbalance current threshold is set as 10% of nominal capacitor current. The definite time associated with the above is set as 0,2s
(26)
(27)
(28)
APPENDIX 14: CALCULATION OF THE REACTOR HEATING AND COOLING TIME CONSTANT ()
The correct heating and cooling time constant of a damping or filter reactor should normally be obtained from the reactor manufacturer. The formula below is considered accurate for reactor coils manufactured by Haefely-Trench Austria, but may give default results in the absence of any other information.
= C1 * M/A
Where: C1 Constant of convection and radiation and heat capacity C1=100 for single layer coils C1 = 76 for multi layer coils m A Mass of winding (Aluminium and insulation) Surface for convection and radiation [kg] [m]
Hw
D1
Terminal
Access SERIAL PORT options Access PASSWORD SETUP menu Access MODE SETUP selector
for 5 seconds
Set BAUD RATE to 2400 ACCEPT key New Password 000000 Select MODE H-BRIDGE
Old Password 000000 Select MODE NORMAL SELECT ACTION Resume History Trip History Trip History Trip History Trip History ACCEPT key ACCEPT key
No 2 No 3 No 4 No 5
Trip
History No Trips Trip No 2 History No Trips Trip No 3 History No Trips Trip No 4 History No Trips Trip No 5 Test : Input Input = OFF Test Relays? Yes CAUTION!! ACCEPT key
No 1
Trip No 1
History No Trips
Pretest Code Passed Test : LEDs (Check flashing)
#12345 00000 #12345 00000 Relay : I1<trip #12345 00000 Relay : Iub>start #12345 00000 Relay : Iub>trip #12345 00000 Relay : #12345 Iub>>trip 00000 Relay : I1>start #12345 00000 Relay : I1>trip #12345 00000 Relay : I1>>trip #12345 00000
Test Relay #1 No
Test Relay #2 No
Test Relay #3 No
Test Relay #4 No
Test Relay #5 No
ACCEPT key
ACCEPT key
Relay : vc/start
#12345 00000
Relay : vc>trip
#12345 00000
Relay : vc>>trip
Relay : Ith>start
#12345 00000
Relay : Ith>trip
Relay : Io>start Relay : B ena COMPENSATE for star unbalance ACCEPT key #12345 00000 Energise to trip #12345 00000 Latch on trip #12345 00000 Relay#1 Checksum 000002 ACCEPT key
#12345 00000
Relay : Io>trip
#12345 00000
Relay : Io>>trip
#12345 00000
comp. 0% Bfail1:xt =N/A Range=0.05-2.0 Bfail2:xt = N/A Range=0.05-2.0 B ena:xt = N/A Range=1-600 B ena:xt = N/A Range=1-600 vector 0.0 Iub 0% 0.0 Compensate? No Uncompensate No
ACCEPT key
INPUT function Breaker-Bon I1ub>:xt = 0.1 Range=0.1-60.0 ACCEPT key Set ELEMENT 1,2,3 variables
vc>reset:xt = 1 Range=1-60
= 6 Range=6-7200
I1>>:xt = 0.00 Range=0.0-10.0
I1>:xt = 1 Range=1-1200
Access SERIAL PORT options Access PASSWORD SETUP menu Access MODE SETUP selector
for 5 seconds
Set BAUD RATE to 2400 ACCEPT key New Password 000000 Select MODE H-BRIDGE
Old Password 000000 Select MODE NORMAL SELECT ACTION Resume Trip History Trip History Trip History Trip History ACCEPT key ACCEPT key
No 2 No 3 No 4 No 5
Trip History
Trip History No 2 No Trips Trip History No 3 No Trips Trip History No 4 No Trips Trip History No 5 No Trips Test : Input Input = OFF Test Relays? Yes CAUTION!! ACCEPT key
No 1
Pretest Code Passed Test : LEDs (Check flashing)
Relay : #12345 bIub>start 00000 Energise #12345 to trip 11111 Latch on trip #12345 00000 Relay#1 Checksum 000002 ACCEPT key Relay : #12345 bIub>trip 00000 Relay : #12345 bIub>>trip 00000
Test Relay #1 No
Test Relay #2 No
Test Relay #3 No
Test Relay #4 No
Test Relay #5 No
ACCEPT key
ACCEPT key
ACCEPT key
cIub 0% 0.0 Compensate? No Uncompensate No ACCEPT key Set ELEMENT 2,3,4 variables
comp. 0%
vector 0.0
Uncompensate Yes
ACCEPT key
comp. 0%
vector 0.0
Uncompensate No
ACCEPT key
Uncompensate Yes
vector 0.0
ACCEPT key
ACCEPT key
ACCEPT key
comp. 0%
vector 0.0
Uncompensate No
bIub>/In = N/A Range=0.05-1.0 bIub>:xt = 0.1 Range=0.1-60.0 cIub>>:xt = 0.0 Range=0.0-60.0 bIub>>:In = N/A Range=0.05-2.0 ACCEPT key
cIub>>/In = N/A Range=0.05-2.0
Uncompensate Yes
vector 0.0
ACCEPT key