Scribd
Upload
536 views

Converting Integer To STD - Logic - Vector

VHDL importance

Uploaded by

Kedhar Malla
Copyright
© Attribution Non-Commercial (BY-NC)
We take content rights seriously. If you suspect this is your content, claim it here.
Available Formats
Download as PDF, TXT or read online on Scribd
536 views

Converting Integer To STD - Logic - Vector

VHDL importance

Uploaded by

Kedhar Malla
Copyright
© Attribution Non-Commercial (BY-NC)
We take content rights seriously. If you suspect this is your content, claim it here.
Available Formats
Download as PDF, TXT or read online on Scribd
You are on page 1/ 4

3/13/13

Converting integer to std_logic_vector


User Name Password Log in

Help

Remember Me?

Forum
FAQ Calendar

What's New?
Forum Actions Quick Links Advanced Search

Converting integer to std_logic_vector - vhdl


This is a discussion on Converting integer to std_logic_vector - vhdl ; Hi, I am new to VHDL. I want to convert an integer to std_logic_vector of length 32. Is there any in-built function in VHDL for this? I am doing the following includes: library ieee; use ieee.std_logic_1164.all; use ieee.std_logic_arith.all; use ieee.std_logic_unsigned.all; ...

Forum

Software Development

Programming Languages

vhdl

Converting integer to std_logic_vector

VHDL Reference

VHDL Test Bench

VHDL Tools

Verilog VS VHDL
Results 1 to 6 of 6

+ Reply to Thread
Converting integer to std_logic_vector
0

LinkBack

Thread Tools

12-05-2007 11:05 PM

#1

Application Development
Junior Member Join Date: Posts: Nov 2009 0

Converting integer to std_logic_vector


Hi, I am new to VHDL. I want to convert an integer to std_logic_vector of length 32. Is there any in-built function in VHDL for this? I am doing the following includes: library ieee; use ieee.std_logic_1164.all; use ieee.std_logic_arith.all; use ieee.std_logic_unsigned.all; Thanks, Abhishek

Reply With Quote

12-05-2007 11:19 PM

#2

Re: Converting integer to std_logic_vector


Moments after I posted, I found conv_std_logic_vector is the right function On Dec 5, 9:05 pm, Rockerboy <[email protected]> wrote: > Hi, > > I am new to VHDL. I want to convert an integer to std_logic_vector of > length 32. Is there any in-built function in VHDL for this? > > I am doing the following includes: > > library ieee; > use ieee.std_logic_1164.all; > use ieee.std_logic_arith.all; > use ieee.std_logic_unsigned.all; > > Thanks, > Abhishek

Reply With Quote

12-05-2007 11:37 PM

#3

Re: Converting integer to std_logic_vector


"Rockerboy" <[email protected]> wrote in message news:8ddd4fbb-46f8-4fe2-a067-85617e3dc0cf@e25g2000prg.googlegroups.com...

objectmix.com/vhdl/311395-converting-integer-std_logic_vector.html

1/4

3/13/13

Converting integer to std_logic_vector


> Moments after I posted, I found conv_std_logic_vector is the right > function > Actually you shouldn't use std_logic_arith. It's not an IEEE standard, it's just something that an early VHDL supplier came up with...it has some issues. What you should use instead is ieee.numeric_std. In that package are to_unsigned() and to_signed() functions that convert integers into the appropriate representations. unsigned and signed can then be simply converted to std_logic_vector. Usage example: use ieee.numeric_std.all; ..... my_slv <= std_logic_vector(to_unsigned(my_integer, my_slv'length)); -- if my_integer is actually 'natural' my_slv <= std_logic_vector(to_signed(my_integer, my_slv'length)); -- if my_integer could be negative KJ

Reply With Quote

12-07-2007 01:51 PM

#4

Re: Converting integer to std_logic_vector


Hi Abhishek, there is an inbuilt function in VHDL to convert interger to logic_vector. In declaration do like this. signal temp_integer: integer; signal temp: std_logic_vector(31 downto 0); Here how you can convert temp <= conv_std_logic_vector(temp_integer,32); Enjoy!!! On Dec 6, 9:05 am, Rockerboy <[email protected]> wrote: > Hi, > > I am new to VHDL. I want to convert an integer to std_logic_vector of > length 32. Is there any in-built function in VHDL for this? > > I am doing the following includes: > > library ieee; > use ieee.std_logic_1164.all; > use ieee.std_logic_arith.all; > use ieee.std_logic_unsigned.all; > > Thanks, > Abhishek

Reply With Quote

12-07-2007 02:19 PM

#5

Re: Converting integer to std_logic_vector


On Dec 7, 1:51 pm, tigerx <[email protected]> wrote: > Hi Abhishek, > > there is an inbuilt function in VHDL to convert interger to > logic_vector. > > In declaration do like this. > > signal temp_integer: integer; > signal temp: std_logic_vector(31 downto 0); >

objectmix.com/vhdl/311395-converting-integer-std_logic_vector.html

2/4

3/13/13

Converting integer to std_logic_vector


> Here how you can convert > > temp <= conv_std_logic_vector(temp_integer,32); > > Enjoy!!! > > On Dec 6, 9:05 am, Rockerboy <[email protected]> wrote: > > > > > Hi, > > > I am new to VHDL. I want to convert an integer to std_logic_vector of > > length 32. Is there any in-built function in VHDL for this? > > > I am doing the following includes: > > > library ieee; > > use ieee.std_logic_1164.all; > > use ieee.std_logic_arith.all; > > use ieee.std_logic_unsigned.all; > > > Thanks, > > Abhishek- Hide quoted text > > - Show quoted text No, really, use to_unsigned from numeric_std, and cast to std_logic_vector like KJ says. It is the IEEE standard library for signed and unsigned types. Especially when you're learning the language, you want to learn to do things the right way, and build good coding habits. Changing the world, one engineering student at a time...
Reply With Quote

12-10-2007 02:59 PM

#6

Re: Converting integer to std_logic_vector


On Dec 7, 12:51 pm, tigerx <[email protected]> wrote: > Hi Abhishek, > > there is an inbuilt function in VHDL to convert interger to > logic_vector. > > In declaration do like this. > > signal temp_integer: integer; > signal temp: std_logic_vector(31 downto 0); > > Here how you can convert > > temp <= conv_std_logic_vector(temp_integer,32); > > Enjoy!!! > > On Dec 6, 9:05 am, Rockerboy <[email protected]> wrote: > > > Hi, > > > I am new to VHDL. I want to convert an integer to std_logic_vector of > > length 32. Is there any in-built function in VHDL for this? > > > I am doing the following includes: > > > library ieee; > > use ieee.std_logic_1164.all; > > use ieee.std_logic_arith.all; > > use ieee.std_logic_unsigned.all; > > > Thanks, > > Abhishek The conv_std_logic() function is not "inbuilt" in vhdl. It is a function in a package that, while residing in the IEEE library in most tools, is not an official part of the language standard or any IEEE standard package. It was put there, in violation of the IEEE standard, by synopsys, and everyone else has followed suit, to maintain compatibility with synopsys. The IEEE standard way to use arithmetic with vectors is to cast them

objectmix.com/vhdl/311395-converting-integer-std_logic_vector.html

3/4

3/13/13

Converting integer to std_logic_vector


to numeric_std.signed or numeric_std.unsigned, as appropriate for the values you are trying to use. The IEEE standard numeric_std package includes conversions to and from signed/unsigned and integer. Andy

Reply With Quote

+ Reply to Thread
How to simulate these example CORDIC code? | Registrations open for VLSI Conference 2008 in Hyderabad, India
Similar Threads

inout std_logic_vector to array of std_logic_vector of generic length conversion...


By Application Development in forum vhdl

Replies: 6
Last Post: 11-09-2007, 06:49 AM

Help with converting integer into their base numbers


By Application Development in forum Java

Replies: 4
Last Post: 09-15-2007, 10:10 PM

Converting records from/to std_logic_vector


By Application Development in forum vhdl

Replies: 5
Last Post: 03-26-2007, 05:39 AM

Converting real to integer...


By Application Development in forum verilog

Replies: 3
Last Post: 04-26-2006, 09:58 AM

Converting a one char string to integer


By Application Development in forum basic.visual

Replies: 4
Last Post: 03-04-2006, 06:51 PM

Contact Us ObjectMix Privacy Statement Top


All times are GMT -5. The time now is 09:12 PM. Powered by vBulletin Version 4.1.3 Copyright 2013 vBulletin Solutions, Inc. All rights reserved. Content Relevant URLs by vBSEO 3.6.0 2011, Crawlability, Inc.

objectmix.com/vhdl/311395-converting-integer-std_logic_vector.html

4/4

You might also like