Scribd
Upload
398 views4 pages

CMOS Propagation Delay

The document discusses the propagation delay of a CMOS inverter. It defines output capacitance as the total capacitance associated with the inverter output, including internal device capacitances and connections. The time it takes for the output voltage to change after the input has changed is approximately equal to the propagation delay. This delay can be estimated using the time constant of the circuit, which is equal to the output resistance multiplied by the output capacitance. Decreasing the propagation delay involves reducing this time constant by increasing output resistance, decreasing threshold voltage, or decreasing output capacitance.

Uploaded by

jawahar_reddy
Copyright
© Attribution Non-Commercial (BY-NC)
We take content rights seriously. If you suspect this is your content, claim it here.
Available Formats
Download as PDF, TXT or read online on Scribd
398 views4 pages

CMOS Propagation Delay

The document discusses the propagation delay of a CMOS inverter. It defines output capacitance as the total capacitance associated with the inverter output, including internal device capacitances and connections. The time it takes for the output voltage to change after the input has changed is approximately equal to the propagation delay. This delay can be estimated using the time constant of the circuit, which is equal to the output resistance multiplied by the output capacitance. Decreasing the propagation delay involves reducing this time constant by increasing output resistance, decreasing threshold voltage, or decreasing output capacitance.

Uploaded by

jawahar_reddy
Copyright
© Attribution Non-Commercial (BY-NC)
We take content rights seriously. If you suspect this is your content, claim it here.
Available Formats
Download as PDF, TXT or read online on Scribd
You are on page 1/ 4

11/11/2004

CMOS Propagation Delay.doc

1/4

CMOS Propagation Delay


The CMOS model can likewise be used to estimate the propagation delay of a CMOS inverter. To see how, consider a CMOS inverter with its output at low level vO=0.0 (i.e., its input is vI =5.0). The voltage across the output capacitance C is likewise zero:
VDD

capacitance?! What on Earth is that?

Q: Output

rDS

vO= 0
-

A: The output capacitance of a CMOS inverter is simply a value that represents the total capacitance associated with the inverter output. This includes the internal capacitances of the MOSFET devices, the wiring capacitance, and the capacitance of the device that the output is connected to!

Schematic showing all capacitances associated with the output of a CMOS inverter.

Figure 10.6 (p. 958)

Jim Stiles

The Univ. of Kansas

Dept. of EECS

11/11/2004

CMOS Propagation Delay.doc

2/4

Now, say the input of the inverter instantaneously changes to a low level vI=0.0. Ideally, the output would likewise instantaneously change to a high level vO=VDD . However, because of the output capacitance, the output voltage will not instantaneously change state, but instead will change slowly with time. Specifically, using the MOSFET model, we can determine the output voltage as a function of time:
VDD

From KCL:

d vO (t ) VDD vO (t ) =C rDSP dt
resulting in the differential equation:

rDSP

iC
+

vO(t)
-

VDD vO (t ) rDSP C

d vO (t ) =0 dt

Solving this differential equation, using the initial condition vO(t) =0.0, we get:

vO (t ) =VDD 1 e

where is the time constant = rDSP C .

Jim Stiles

The Univ. of Kansas

Dept. of EECS

11/11/2004

CMOS Propagation Delay.doc

3/4

vO(t) VDD

= rDSP C
The time constant is therefore the approximate time it takes for the output voltage to change after the input has changed. As such, the value is approximately the propagation delay tp of the CMOS inverter!

tp rDSP C
=

C 2K (VDD Vt )

Look at what this means! We can reduce the propagation delay of a CMOS inverter by either:

1. Increasing K 2. Decreasing Vt 3. Decreasing C

Jim Stiles

The Univ. of Kansas

Dept. of EECS

11/11/2004

CMOS Propagation Delay.doc

4/4

say earlier that if we increase K or decrease Vt, we will increase peak current iDmax , and thus increase the dynamic power dissipation PD??

Q: But wait! Didnt you

A: True! That is the dilemma that we face in all electronic designincreasing the speed (i.e., decreasing the propagation delay) typically results in higher power dissipation, and vice versa.
Our only option for decreasing the propagation delay without increasing the power dissipation is to decrease the output capacitance C ! Output capacitance C can be reduced only by decreasing the size of the MOSFET devicesmaking the devices smaller likewise make them faster!

Jim Stiles

The Univ. of Kansas

Dept. of EECS

You might also like