STLD
STLD
unit assignment)
1.(a) show how a 16 to 1 mux can be realized using 4 to 1 muxes.
(b) implement the function f(a,b,c)=a.b+b’c using the 4 to 1 mux.
4.(a) Design a excess 3 adder using 4 bit parallel binary adder and logic
gates
(b)Draw the logic diagram of a single bit comparator.
Thnx n regrds……dpnkr