0% found this document useful (0 votes)
28 views

Logic Design Lab

This document outlines the topics and objectives covered in a Logic Design Lab course. The course aims to teach students how to use discrete logic components to design, test, and verify various logic gates, circuits, and sequential logic functions. Key areas of focus include simplifying Boolean expressions, designing half and full adders/subtractors, multiplexers, decoders, comparators, and flip-flops. Students will also learn how to create counters, shift registers, and sequence generators using common logic chips. Evaluation will consist of in-class lab exercises and exams worth 25% and 50% respectively.

Uploaded by

Vasu Sharma
Copyright
© Attribution Non-Commercial (BY-NC)
Available Formats
Download as PDF, TXT or read online on Scribd
0% found this document useful (0 votes)
28 views

Logic Design Lab

This document outlines the topics and objectives covered in a Logic Design Lab course. The course aims to teach students how to use discrete logic components to design, test, and verify various logic gates, circuits, and sequential logic functions. Key areas of focus include simplifying Boolean expressions, designing half and full adders/subtractors, multiplexers, decoders, comparators, and flip-flops. Students will also learn how to create counters, shift registers, and sequence generators using common logic chips. Evaluation will consist of in-class lab exercises and exams worth 25% and 50% respectively.

Uploaded by

Vasu Sharma
Copyright
© Attribution Non-Commercial (BY-NC)
Available Formats
Download as PDF, TXT or read online on Scribd
You are on page 1/ 1

LOGIC DESIGN LAB

(Common to EC/TC/EE/IT/BM/ML)
Sub Code : 10ESL38 Hrs/ Week : 03 Total Hrs. : IA Marks : 25 Exam Hours : 03 Exam Marks : 50

NOTE: Use discrete components to test and verify the logic gates. LabView can be used for designing the gates along with the above. 1. Simplification, realization of Boolean expressions using logic gates/Universal gates. 2. Realization of Half/Full adder and Half/Full Subtractors using logic gates. 3. (i) Realization of parallel adder/Subtractors using 7483 chip (ii) BCD to Excess-3 code conversion and vice versa. 4. Realization of Binary to Gray code conversion and vice versa 5. MUX/DEMUX use of 74153, 74139 for arithmetic circuits and code converter. 6. Realization of One/Two bit comparator and study of 7485 magnitude comparator. 7. Use of a) Decoder chip to drive LED display and b) Priority encoder. 8. Truth table verification of Flip-Flops: (i) JK Master slave (ii) T type and (iii) D type. 9. Realization of 3 bit counters as a sequential circuit and MOD N counter design (7476, 7490, 74192, 74193). 10. Shift left; Shift right, SIPO, SISO, PISO, PIPO operations using 74S95. 11. Wiring and testing Ring counter/Johnson counter. 12. Wiring and testing of Sequence generator.

You might also like