0% found this document useful (0 votes)
233 views10 pages

Varios TTL

Uploaded by

Tomas Evans Dien
Copyright
© Attribution Non-Commercial (BY-NC)
We take content rights seriously. If you suspect this is your content, claim it here.
Available Formats
Download as PDF, TXT or read online on Scribd
0% found this document useful (0 votes)
233 views10 pages

Varios TTL

Uploaded by

Tomas Evans Dien
Copyright
© Attribution Non-Commercial (BY-NC)
We take content rights seriously. If you suspect this is your content, claim it here.
Available Formats
Download as PDF, TXT or read online on Scribd
You are on page 1/ 10

APPENDIX A:TTL IC & CONNECTION DIAGRAM

00
Quad

01
2 Input NAND
Quad 2 Input NAND with OC

02

Quad

2 Input NOR

03
Quad

2 Input NAND with OC

~ ~
, .. " ,¥ 1.&. _

C»G

7400 74L500 74500 74AL500 74FOO

74HCOO 74HCTOO 1OHOOO

7401 74L501 74AL501

7402 74L502 74AL502 74F02

74HC02 40H002

7403 74LS03 74S03 74ALS03

74HC03

04

05
Hex

Hex Inverter

lnveter with OC

06

Hex Inverter Buffer with V oitage Output

OC H,gll

07
Hex Buffer Output
'tee ....

with

OC High Voltage
'

YI

7404 74L504 74504 74ALS04 74F04

,74HCU04 74HC04 74HCT04 40H004

7405 74L505 74AL505

74HCT05

7406

7407

08
Quad

2 Input AND

09
Quad

10
2 Input AND with OC
Triple

11
3 Input NAND
Triple

3 Input AND

~MJttt1l~
~~~
'" ., C2 V2

OM!

7408 74L508 74508 74ALS08

74F08

74HC08 40H008

7409 74L509 74509 74 ALS09

7410 74L510 7451" , 74ALS"10

74FlO

74HCJO 40H010

7411 74L511' 74AL511 74Fll

74HCli 40HOli

12
Triple

Input NAND OC

13
Dual 4 Input NAND Schmitt Trigger

14
Hex Inverter Schmitt Trigger

15
Triple 3 lnout AND OC

vee

02

C2

~t~
,
Cl 01

.,

II

Nt

~
7414 741514 74HC14 741515 74515
74ALS 15

1412 74L512 74ALS12

7413 74L513

16
Hex Inverter Buffer

17
15V DC
Hex Buffer

15V OC

20

21
Dual Input AND

Dual 4 Input NAND

Mru
., .' VJ

~~

OND

~
AI "

, NC (:1 01 ",

IJ

Gel

A'

11

NC

Cl

01

"

Gte

7416

7417

7420 74LS20 74S,'0

14ALS20 74F20

74HC20 40H020

7421 74L521 74ALS21

40H021

Page 30

,..

APPENDIX A:TTL ICO&CONNECTION DIAGRAM


22
Dt.e14 Input ~ND

oc

Expandable . Strobe

23

Dt.el

4 Input NOR with

25

Dual 4 Input t-()R with Strobe

26

.-

..

()Jad

2 Input NAND 15V


'Icc: .....

7422 74L522 74522

74AL522

7423

7425

1426 74L526

27

T nple 3 Input t-()R

28

()Jad

2 Input NOR Buffer

30
8

32
Input NAND

()Jad

2 Input OR
'co ..

7427 74LS27 74AL527

74HC2.7 40H027

7428 74L528 74AL52S

7430 74L530 74530 74AL530

7432 74L532 74532

74AL532 74F32

74HC32 40H032

33

Quad

2 Input NOR Butler OC

37

Quad

2 Input NAND Butler

Quad 2 Input NAND Butter OC

38

40

Dual

4 Input NAND Buffer

~ ~
7433 7~L533 74ALS33
,1,1 " "
.1,2

.2

GM:'I

7437 74LS37 74537

74ALS37

7438 74L538 74538

74AL538

7440 74L540 74540

74AL540

42 : BCD Dectmal Decoder

43· Exc eS5 3


44: Excess 3

Decimal Decoder Gray Decimal Decoder

BCD

45

46:
to

Decimal Decoder 30V OC

47:

BCD to Seven Segment Decoder 30V OC BCD to Seven Segment Decoder 15V. OC

48
.2K0 pull up OC
BCD to Seven Segment Decoder

vee

~~
" ",

CD'

• c~ --nnOUT·

0
I'U'T

...

...,

e .__..

7442 - 44 74L542 -44

74HC42 40H042

7445

-.Ttl

I'UT

--

--lWSTOUf·

N'VTI

_,

~~
__

D
--

7446

7447 74L547 74L5347

7448 74L548

49
BCD to Seven Segment Decoder 55V OC

50

51
2 Input AND OR

Dual 2 wide INVERT

Dual

2 wide 2 Input AND OR INVERT

1450 741

7451 74551

74L551

74HC51 40H051

Page 31

APPENDIX A:TTL IC & CONNECTION DIAGRAM


53
~ wiej" ;'

54
Inpul ANU Oli INVUiT

55

~ wide 2 Inpul AND Oli INVI Iii


IllAltINOurr ... .ot Co..C11ON

I ~p,III(Llilll' INVL I~I

;;

wide tl lntnrf AND O,~

vee

7453

7454

74L554

74L555

60

Dual

4 Inpul Expander
»cc

..

Hex Current GATE


i.

63

Sense Interface

65: 4-2-3-2
OC
vee

64: 4-2-

3-2

lnout AND OR INVnlT Inpul AND OR INVERT

70

JK Flip Flop (AND Input)

i,

7460

74564 74F64
_L

74564 74565
~ __ ----------~~------

73
Dual

J K Flip Flop ,

C<-~~'t·!
FUNCTION TABLE

"'1>\Ii.
•••

r o..\.!'u~<l
L Ii'

74
Dual D Type Flip Floo
vee c,~•

HJ,LLOOOoiH H rl...
J""'l l

_:_~_~_~_~_~G~E
7473

Ii

l H

H l

l H

"

00, D' e.. ...... , 6.

Q.

c;.cI

741.l 14[';/

/4HC73 741 SI1

14/4 / 111 ~; / "

!,1S7t1 14AJ S7'1 1,1111

14HC74 14HC114 41111(]7,1

75

76
Latch FUNCTION TfIIJLL lEach l alch '
Duol

FUNCTION TABLE JK FliP Flop


II!

Quad

IPRClRCll(

(2)

~---------------------------+---------~---~~78
77
4 bit Bistabte l.atch I Flal Pack Olly) FANCTION TABLE (Each Lalch)
Dual

7475 74L575

74HC75

74760) 74LS76121

40HClGl

74HC761J1

J K Flip Flop

Il .~"'~'~It~'~1' :
I -~.• 11 11 'I L l H 11 l 00

k· -~~;;f~~-f~~-r r"~
I UNCTION TABLE

-_.

'00

.: '~:L·-~_I
I
I
H l L l X W J • I ., '_ HHILLloooo H H I
tl j

H l

I' ,
l H

l H'

, M'

L-

71177 1,1t 517

-- __ L

----

Page 32

APPENDIX A:TTL IC & CONNECTION DIAGRAM


83 85
4 bit Comparator

86
Quad Exclusive OR

90
Decade Counter

4 bit Binary Full Adder

..v1'~_""

., A~'A.'A>''''_-'''A'''A<'_ ~"-------~

7483 74L583

7485 74LS85

74HC85

7486 74L586 74586

74F86

74HC86

7490 74L590

91
8 bit Shift RegISter

92
5150
Divide by 12 Counter

93

4 bit

Binary Counter

95

4 bit Shift

Register

PIPO

7491
74LSQ1

. 107
PIPO Dual
Vee CUll' CUll

IOC

'lice

Il0l.)Il0l1)

7492 74L S92

7495 74L595

96

5 bit Shift Register

J K Flip Flop (.1'1'1",*,;1 73 I: "" L )


1<2

Dual JK Flip Flop

109

r-

FUNCTION -cco
H

_b
CU<

TABLE
J

~
I~

L~_--_- ,
H I

I I H H H H

,,x ,,,, , ,, x ,0GGf_, ,I


Q
H

H
H"

~
H

H' I

,,

I H I H

-x

I I H H

00 H 00

00
I

00

74107 74L5107

14HC109 74HCTl09

112
Dual JK Flip Flop

113
L576 I: "" L)
""
cte a " .

(.I!I'IIU,I;I

Dual

J K Flip Flop I .l'l'iill 1;173 I:

114

vee

""'

,"1',

Dual JK Flip Flop FUNCTION TABLE

14HC11l

"
----+- -----122
i4l5114 74ALSi 14 145114

rL;f~
~--,~t. .......
FUNCTION
0

121
MonostablE: lvlulttvrbr ator
"l ..

Monostable
....,
flUT

Multlvlbrator

Nt

CUT

eru

NC

»o:

CUT

NC

eru

If(;

"ItHr

c_.,

;??~- ';tl_ :~i~l


II

TABLE

H H

/ ... ~ r-t, I

"LHJ V H

n..

.! ~ ~
H

n~ ,,_v
'1.
U Lf

/,1121

14122 7415122

~1.

Page 33

APPENDIX A:TTL IC & CONNECTION DIAGoRAM


123
DUJI MO~lc::.t,lble tv1u!tlvlbr.ltor ' c. ..

Quad 3 State Buller

125

Quad 3 State Buller

126

»cc

....

ct

'

Of

'0

)0

a... ,.

,-

FUNCTION TAGLE

-0. .. A • O;;';.•• o;;.;.;;~_ 0 U~' lS


l )( • II
)(

-----•
l(

l l

H H H 1..1

}I

l I
H

l
_r'L

H
H

l I l

.rl _rl

't.r
"\..r

.6

II)

(rIT cu.

I .....

GoCI

!·Hle];) ,

74125 741,S125

74HC125

74170 74LS126

74HC126

Quad 2 Input NAND Schnillt

132

Trigger

133

13 lnpul

NAND

134
12

Input 3 Slc:e NAND

Quad Exclusive OR/NOR


Vee; ........ a.C4
all

135

741.12 ;,1LS 132 74S132

7411C132

74LS133 7,1,\LS 133 745133

7411C133

74S134

745135

Q.;Jd Exclusive

136

OR OC

J 10 8 Lme Decoder/Latch

137

138

3 10 8 L,ne Decoder

Dual 2 10 4 Line Decoder

139

..
-----....--

8 SillLT

<,l
~OU'~uT

1..1 1'''.8,(

G'

.1

('''0

__ /,11 ',lIS /,lS I 16 7'lALS138

...

co,.

-,_00.1'''''' 7,11'138

on

01

H_

-.------•• ,~o •., ,n


MUtT DoOI.cw.nNT1

UJ_

/·1\

{I,

7,115137 7,IS 137

I
1 oN ~()

7411C138 40H138

7J1LS1Y) 745139 74F 139

741 Ie 13'J 74HCT 139 40H139

140
DUJI l'lrJu\ ~j/\f\;l) I ·r'f [h,',t,r
»cc

HCD to DeCIrl1cli Delod",

145

L,ne Prlor:ty Encoder

148

to 3 Line Priority

I
vee
He
0

OU' .....

,----OIJ, ..... ,
l J •• A

01

-- ----~
J J , Q

Encoder

AO

--------;lII~-,,---

_. _'_'

__

'

_I

_:_~

-------4 , 1 , ••• 1

74147 74LS147

74HC147 4()H147

7,n 48 7415148 7illl\H

7·1HC 40f1l48

H8

150

16 to 1 Line DJLl :)(>i('ctur

8 to 1 Line Data Selector

151

8 10

152

Line Data Selector

~~

OAIAU,\'.T

,, --~.. """ ..
__.

• 1 ~uuT.ur

r;",u

Page 34

APPENDIX A:TTL IC & CONNECTION DIAGRAM


153 Dual

4 to

Line Data Selector

154 4 to 16 Line Decoder

155: Dual 156 : Dual

2 to 4 lone Decoder 2 to 4 Line Decoder

OC

157:OJad 2 to 1 Line Data Selector 158: Quad 2 to 1 Line Data Selector Inverting

"'cc~"'"

0&mUf ~ CY iii •

0ImUf ft

n.-.
Ie ....
C'T

-DIlTA...vTI

~_
"

741'>3 74LSl,)3 74S1,)3

74Fl'>3

74HCl'>3 40Hl'>3

741'>4

74HCl'>4

741'>'>-1'>6 74LSl'>'>-1'>6 165

40Hl'>'>

74157-158 74F157-15874HC157-158 741S157- 158 74S157-15840HI57 -158 166

160, 162 : Synchronous Counter 161, 163: Synchronous Counter

Decade Binary

164

8 bit Shift Register SIPO

8 bit Shift RegISter PISO

8 bit Shift Register PISO

(lLUICl.OCII

---••

c:

O-"'1lM:I

14HC16'>

74166 74LS166 174 Hex

40H166

168: Synchronous 169:

UP down Decade Counter Sy'lchronous up down Binary Counter

170 4 word

4 bit RegISter File OC


-n!IIEU!CT -..:

173 Quad

0 Type Register 3 State

0 Type Flip Flop

~,,-------01 _. w•

.-n _

01

OJ

~~~
Ilce......uJII ICI ID .. CI

OAU_'

02

01

745168--1(/1 74ALSl6H 1t/J 175 Quad

74LS]()j

7417(J 74LS17(j 176: Presetable 177: Presetable Decade Counter Binary Counter 178

74173 74LSI73

74HC173

74174 74LS174 74S174 74" 174 179 4 bit Shift

74HC174 40H174

0 Type Flip' Flop

4 bit Shift Reg,ster PIPO


INPUTS IICC '(""--;, SHInoUTPUT OUTPUT

Register

PIPO

Vee

SHIFT

ro"QD

OU'PljTS

OUTPUT lOAO

ae

B
~

...

MII'Al
IN

QA CLOCK 08
OUTPuT OUTPUT

GNO

(If''',, ~

II

... Sl ..... l 0.0. ClOCO; CillO I'" OUTPUT OUTPUT

Q.

7417') 7415110 74S17,)

74F17'J

74HC17'> 40H175

74176 181 4 bit ALU/F unction

171

74178

74179

180 8 bil' Parity Generator

Generator

182 Look

Ahead Carry Generator

IYlN _

0IIfI ~t:YI[N ~OOD -u'TCJI.mIuTOU'TNl

Ole>

-------1li1~'OoJo4:l";~

141WI

74181 74LS181 745181

74F181

74HC181

74182 745182 74F182

74HC182

Page 35

APPENDIX A:TTL IC & CONNECTION DIAGRAM


Dual Cauv Saye Full Adders

183

190: Synchronous up down DccJde Counter 191 : SYl\chronous up down lllll,](Y


Counter .

192.: Synchronous up down Decade

Cointer

194

193: Svnchtonous Counter


(W,U.a.14ll

Go.'.o. -....{..... ... ClOC.ClOC"_

,~

..

GAU

""

...

LOAO C

"

[)

--_ _,.c.,.., ---~.


lOoUlllllllolQAfA

up down B,I)Jry'

~ bit Bidir~ctional Shilt Register PIPO

.,

1J

"

t4181 74LSI33

/4190-191 74~SI90~

74HCI90 191

I'll

195
,1 Ill! (j)lill f{c,;I',(cr I>lfJO

197.

196: Prcsctable Decade Counter


~)fl"A-'t:lble Gm-lry CO!Jrltcr

74192-193 74LS192-193 74ALS192-193

- ~.---~. -.
~l&~=cc:r~
,

..

74H192-191 40H192-193

74194 74LS194 74S194

74HC194 40H194

lilltJ6 Iql 741 SI96~ 1'J7 74S1'J6 - 197 8 hi; Shill Ht.'r;lsl\~r PIPO

74198

199

221

OUJi Monostable

MultlvlbrJtor

240

OctJI Bus Dnver

"
74HC221 741

74[S240 74ALS240 74S240


7!lF?t10

74HC?40 14HC 1240 40H240

241

OctJI uu,

242

Q,J~U

f3us

T r ansceivcr

243

244

QUJd GliS Tr anscerver

Oct31 Bus Driver 3 State

74L S242· 74ALS242 74r2',(


;I.'il

'"

.4

,.,

74HC?'12 40H242

74HC2:l 40H24 J

74HC244 ;',lHCT244
4(j~C)44

1)0)

[0 Seven

Srglllf'nl

Decoder 30V OC ReD [0 Seven Segrl'f>nt Decoder 15V OC

248' [lCD 10 Seven Segrnent Decoder 2 kO oullup OC 249. lleD to Seven Segrrcnl Decoder 5W OC

251 8 10 1 Line DJta Selector 3 Stote

~.
--...... "
I

l~'"

""

...... ' ..." "'V,

..

..

...

"

......

6I1J.
• (; lA ....... II A ~

--

,~.,

our

.. -_. ""T -vTl

11l)4h /111 ~;-;' II /

;1·17

I ltil ',/t) I l'lS;:_; I 74F?'i 1


/tj)tJ

Page 36

APPENDIX A:TTL IC & CONNECTION DIAGRAM


253
Dual 4 to 1 line 3 State Data Selector

257

258
3 State
cvnvr
'fccCOJfT1'Ol.

Quad 2 to 1 Data Selector .!!:!!!!.. cvnvr


..... '"

Quad 2 to 1 Data Selector

3 State

259

8 bit Addressable

Latch

~
SA •

OUTPUT

.
Ml..I.CT , .. 111 " 1011 ~OUTI'UT-;v:nOUTPUT • " .. ". LAtOIa. 01 GIl 01 _

aunvrs

74LS253 745253 74F?S3

74HC253

14LS257 74S257 74f~257

74HC257

74LS258 74S258 74F258

74HC258

74259 74LS259

74HC259 40H259

266

Quad 2 Input Exclusive

NOR OC

273

Octal 0 Type Flip Flop with Clear

276

Quad JK Flip Flop

14L';2h6

74HC266

74273 74LS273

74HC273 40H273

74276

279

Quad (_-;Rlatch

280

9 bit Panty
'fcc F

Generator /Cbecker
I ., C ...

_.

283

4 bit Full Adder

290

Decade Comter

Vee 1IooI111Io!1) •

---"""""
Or!

14ng /41 S27']

74LS280 745280 74F280

74HC280

74283 74LS283 74S283

74F283

74HC283

74290 74LS290

293

4 bit

Br-urv Counter

295

4 bit Shdt

Register

PIPO 3 State

298

Quad 2 Input Multiplexer Storage

With

299. 323
'fcc ."

8 bit Universal RegISter


~. •
~

_,

Shift/Storage

)01'-.

"Qp

D'CIiD

./a.a..oca

_
to

SUIIAl"
'N~UT~CONTROl

0 ~OOE

GNO _

7429, /415293

74LS295

74298 74LS298

74HC298

•• .'QraI'Ot'C/Qc;II-aa

1Ac:u-_

••

"'"""

74LS299. 323 74S299 74ALS299

74HC299

322

8 bit Shift

Register

With Sign

352

353
Data Selector

Extend

Dual 4 to 1 line

Dual 4 to 1 Line Data Selector 3 State

365

Hex Bus Driver

3 State

'CC"""MftM

...

I1LS321

74LS352 74F352

74LS353 74F353

74365 ·74LS365

74HC365 40H365

Page 37

APPENDIX A:TTL IC & CONNECTION DIAGRAM


366
tlf'~ fill',
[)rl"f~r

~;Llle

367

I"" Il,,'; Drtver

1 SI,,10

368
l h'x
nil', [)/IVI'f {~)Ll!e

373

Orl,,1
vee

J r.lI,,;p.1I1'1i1 I;tlell
to

_..

0,

.,

a.

AI

74366 74LS366

1~>lCI('(. 4DH36G

7~J61 7·1LSJG7

).H1(1(,) !'()II367

7~36A 7t.LSJ6B

7~HC368 ~OH368

74L5373 745373 74F373

74HC373 74HCT373 40H373

374

1;;;-a;!1 _
.
,

Octal

D Type Ft,p Flop

375

Quad Lalch

376

377
Octal D Type Flip Flop with/Enable

Quad JK Flip Flop

74L537·1 74S37~ 74F374

74HC374 7~>lCT 37~ 40>1374

7~L537S

74HC375 tlOH375

74376

74LS37;

378.174
Hex D Type Flip, Flop with Enable

379. 175
Quad 0 Type Flip Flop with Enable

381.382
ALU/F unction Generator

386
Quad Exclusive OR

~ ~'.
7·1L5318 1M IIH 741 S37'J 1·1r 170 7~LSJ81-7,15181 382 14FJAI382

I.

IT

"

1&

)'II

Ole

7~IS lEo

.10>1386

390
Dual Decade Counter

393

Dual BlnJry Counter

395

4 bit Shdt Register

Plro

396

Octat

""orage

Register

398
Quad 2 Input Storage Mulliple,er With

399 Quad 2 Input Mul.tlplexer With


Star age

422

Monostable
vee

Multlvlbr ator
..c r
N,· ",~,

....,
c,«

s,,

_:_'_~~_~_~
7~1 5 1~8 I~f 3')8 7~\_SJ0'J 7~F30'J

__ ~-,--_n--,--_v---,

n n n n n

nu

v u u u v

Page 38

APPENDIX A:TTL IC & CONNECTION DIAGRAM


423 425
'Ro.,
1

Monostable Maltivibrator
Vee c ••• c ••• 10 2Q 2ciii

Quad 3 State Buffer

426

440-444
Quad Tridirectinal

Quad 3 State Buffer

Bus Transceiver

74LS423

j4HC423

74425

74426

74LS440-444

490

Dual Decade Counter

620 -623

638

Octal Bus Transceiver

Octal Bus Transceiver


e ...... ILl
IICC ~

74490 14LS490

74LS638 74ALS638

639
Octal Rus Transceiver

640,642
Octal Bus Transceiver
f .....

641,645 Octal Bus Tranceiver

r.u;.-J_

1" I..

er e
t

"

" I" 1 I" I" ..

l);'l

IY IAI~
t

~rG'J:i'~

"

I II

'I'

t.

7
'I'

rL r

.. ~ Ih.1~~ll
-I8

Ir

;l\

19

,'0
74LS641,645 74ALS641, 645

14Ls639 74ALS6l'!

14LS640.642 14AL640

74HC640 74HCT640

643, 644
Octal Bus Transceiver
r .. "Btl

668: Synchronous up down Decade Counter 669 : Synchronous up down Binary Counter

670

4word x 4bJt Register File 3 State

74LS643-644 i~ALS643644

74HC643 74HCT643

74LS668-669

----- --02 OJ
Do'

~I

A...

DUA

R(AO SELECT

--.-OUT~UTS

Q4

QJ

GNO

74LS670

74HC670

Page 39

You might also like